DP83848K-MAU-EK National Semiconductor, DP83848K-MAU-EK Datasheet - Page 55

no-image

DP83848K-MAU-EK

Manufacturer Part Number
DP83848K-MAU-EK
Description
BOARD EVALUATION DP83848K
Manufacturer
National Semiconductor
Datasheets

Specifications of DP83848K-MAU-EK

Main Purpose
Interface, Ethernet
Utilized Ic / Part
DP83848K
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / Rohs Status
Not Compliant
Bit
4:0
5
PHYADDR[4:0]
LED_CNFG[0]
Bit Name
Table 27. PHY Control Register (PHYCR), address 0x19 (Continued)
Strap, RW
Strap, RW
Default
LED Configuration
In Mode 1, LEDs are configured as follows:
LED_LINK = ON for Good Link, OFF for No Link
LED_SPEED = ON in 100Mb/s, OFF in 10Mb/s
In Mode 2, LEDs are configured as follows:
LED_LINK = ON for good Link, BLINK for Activity
LED_SPEED = ON in 100Mb/s, OFF in 10Mb/s
PHY Address: PHY address for port.
LED_ CNFG[0]
55
1
0
Mode Description
Description
Mode 1
Mode2
www.national.com

Related parts for DP83848K-MAU-EK