mm74hc259 Fairchild Semiconductor, mm74hc259 Datasheet

no-image

mm74hc259

Manufacturer Part Number
mm74hc259
Description
8-bit Addressable Latch/3-to-8 Line Decoder
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mm74hc259M
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
mm74hc259MX
Manufacturer:
FAIRCHIL
Quantity:
2 146
Part Number:
mm74hc259N
Manufacturer:
FAIRCHIL
Quantity:
2 440
Part Number:
mm74hc259N
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
© 1999 Fairchild Semiconductor Corporation
Order Number
MM74HC259M
MM74HC259SJ
MM74HC259MTC
MM74HC259N
MM74HC259
8-Bit Addressable Latch/3-to-8 Line Decoder
General Description
The MM74HC259 device utilizes advanced silicon-gate
CMOS technology to implement an 8-bit addressable latch,
designed for general purpose storage applications in digital
systems.
The MM74HC259 has a single data input (D), 8 latch out-
puts (Q1–Q8), 3 address inputs (A, B, and C), a common
enable input (G), and a common CLEAR input. To operate
this device as an addressable latch, data is held on the D
input, and the address of the latch into which the data is to
be entered is held on the A, B, and C inputs. When
ENABLE is taken LOW the data flows through to the
addressed output. The data is stored when ENABLE transi-
tions from LOW-to-HIGH. All unaddressed latches will
remain unaffected. With enable in the HIGH state the
device is deselected, and all latches remain in their previ-
ous state, unaffected by changes on the data or address
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP, SOIC, SOP and TSSOP
Package Number Package Description
MTC16
Top View
M16D
M16A
N16E
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
DS005006.prf
inputs. To eliminate the possibility of entering erroneous
data into the latches, the enable should be held HIGH
(inactive) while the address lines are changing.
If enable is held HIGH and CLEAR is taken LOW all eight
latches are cleared to a LOW state. If enable is LOW all
latches except the addressed latch will be cleared. The
addressed latch will instead follow the D input, effectively
implementing a 3-to-8 line decoder.
All inputs are protected from damage due to static dis-
charge by diodes to V
Features
Latch Selection Table
H
D
Q
before the indicated steady-state input
conditions were established.
i0
Typical propagation delay: 18 ns
Wide supply range: 2–6V
Low input current: 1 A maximum
Low quiescent current: 80 A maximum (74HC Series)
the level of Q
HIGH level, L
the level at the data input
C
H
H
H
H
L
L
L
L
i
Select Inputs
(i
LOW level
0, 1 .. .7, as appropriate)
B
H
H
H
H
L
L
L
L
CC
and ground.
A
H
H
H
H
L
L
L
L
September 1983
Revised February 1999
Addressed
www.fairchildsemi.com
Latch
0
1
2
3
4
5
6
7

Related parts for mm74hc259

mm74hc259 Summary of contents

Page 1

... CMOS technology to implement an 8-bit addressable latch, designed for general purpose storage applications in digital systems. The MM74HC259 has a single data input (D), 8 latch out- puts (Q1–Q8), 3 address inputs (A, B, and C), a common enable input (G), and a common CLEAR input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data entered is held on the A, B, and C inputs ...

Page 2

Truth Table Inputs Clear Logic Diagram www.fairchildsemi.com Outputs of Each Addressed Other Function Latch Output D Q Addressable Latch Memory 8-Line Decoder L L ...

Page 3

Absolute Maximum Ratings (Note 2) Supply Voltage ( Input Voltage ( Output Voltage (V ) OUT Clamp Diode Current ( Output Current, per pin (I ) OUT DC ...

Page 4

AC Electrical Characteristics (V 5.0V ns unless otherwise specified Symbol Parameter Maximum Propagation Delay PHL PLH Data to Output Maximum ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16A Package Number M16D 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide www.fairchildsemi.com Package Number MTC16 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN ...

Related keywords