MC908JL16CFJER Freescale Semiconductor, MC908JL16CFJER Datasheet - Page 29

• Manufacturer Part Number: MC908JL16CFJER
• Description: IC MCU 8BIT 16K FLASH 32-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908JL16CFJER

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: I²C, SCI
• Peripherals: LED, LVD, POR, PWM
• Number Of I /o: 26
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 13x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Controller Family/series: HC08
• No. Of I/o's: 26
• Ram Memory Size: 512Byte
• Cpu Speed: 8MHz
• No. Of Timers: 2
• Digital Ic Case Style: LQFP
• Rohs Compliant: Yes
• Processor Series: HC08JL
• Core: HC08
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: SCI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 26
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: FSICEBASE, DEMO908JL16E, M68CBL05CE
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 13 Channel
• For Use With: DEMO908JL16E - BOARD DEMO FOR MC908JL16
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: MC908JL16CFJERTR

Freescale Semiconductor
$003C
$003D
$0035
$0036
$0037
$0038
$0039
$003A
$003B
$003E
$003F
$0040
Addr.
TIM2 Channel 0 Register Low
TIM2 Channel 0 Status and
TIM2 Channel 1 Status and
ADC10 Data Register High
ADC10 Status and Control
ADC10 Data Register Low
Control Register (T2SC1)
TIM2 Channel 0 Register
Register High (T2CH1H)
Master Control Register
Register Low (T2CH1L)
Register Name
8/10-Bit Mode (ADRH)
ADC10 Clock Register
Register (ADCSC)
Control Register
TIM2 Channel 1
TIM2 Channel 1
Multi-Master IIC
Unimplemented
High (T2CH0H)
U = Unaffected
Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 7)
(T2CH0L)
(MIMCR)
(ADCLK)
(T2SC0)
(ADRL)
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
X = Indeterminate
MMALIF
ADLPC
COCO
CH0F
Bit 15
CH1F
Bit 15
Bit 7
MC68HC908JL16 Data Sheet, Rev. 1.1
Bit 7
Bit 7
AD7
R
R
0
0
0
0
0
0
0
0
0
0
0
MMNAKIF
CH0IE
CH1IE
ADIV1
Bit 14
Bit 14
AIEN
Bit 6
Bit 6
AD6
R
R
6
0
0
0
0
0
0
0
0
0
MMBB
ADCO
ADIV0
MS0B
Bit 13
Bit 13
Bit 5
Bit 5
AD5
R
R
5
0
0
0
0
0
0
0
0
0
Indeterminate after reset
Indeterminate after reset
Indeterminate after reset
Indeterminate after reset
= Unimplemented
ADICLK
MMAST
ADCH4
MS0A
MS1A
Bit 12
Bit 12
Bit 4
Bit 4
AD4
R
R
4
0
0
1
0
0
0
0
0
MODE1
ADCH3
MMRW
ELS0B
ELS1B
Bit 11
Bit 11
Bit 3
Bit 3
AD3
R
R
3
0
0
1
0
0
0
0
0
MMBR2
MODE0
ADCH2
ELS0A
ELS1A
Bit 10
Bit 10
Bit 2
Bit 2
AD2
R
R
R
2
0
0
1
0
0
0
0
0
= Reserved
ADLSMP
MMBR1
ADCH1
0/AD9
TOV0
TOV1
Bit 9
Bit 1
Bit 9
Bit 1
AD1
R
R
1
0
0
1
0
0
0
0
I/O Section
ADACKEN
CH0MAX
CH1MAX
MMBR0
ADCH0
0/AD8
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
AD0
R
R
0
0
1
0
0
0
0
29