MC56F8037VLH Freescale Semiconductor, MC56F8037VLH Datasheet - Page 99

• Manufacturer Part Number: MC56F8037VLH
• Description: IC DSP 16BIT DUAL 64-LQFP
• Manufacturer: Freescale Semiconductor
• Series: 56F8xxxr

Specifications of MC56F8037VLH

• Core Processor: 56800
• Core Size: 16-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Ram Size: 4K x 16
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 64-LQFP
• Data Bus Width: 16 bit
• Processor Series: MC56F80xx
• Core: 56800E
• Numeric And Arithmetic Format: Fixed-Point
• Device Million Instructions Per Second: 32 MIPs
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 53
• Data Ram Size: 8 KB
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: MC56F8037EVM
• Interface Type: SCI, SPI, I2C
• Minimum Operating Temperature: - 40 C
• Package: 64LQFP
• Family Name: 56F8xxx
• Maximum Speed: 32 MHz
• On-chip Adc: 2(8-chx10-bit)
• On-chip Dac: 2-chx12-bit
• Number Of Timers: 5
• For Use With: MC56F8037EVM - BOARD EVAL FOR MC56F8037
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

6.3.2.7
This bit field is reserved. Each bit must be set to 0.
6.3.3
These registers are general-purpose registers. They are reset only at power-on, so they can monitor
software execution flow.
6.3.3.1
This register is reset only by the Power-On Reset (POR). It is intended for use by a software developer to
contain data that will be unaffected by the other reset sources (external reset, software reset, and COP
reset).
6.3.4
This read-only register displays the most significant half of the JTAG ID for the chip. This register reads
$01F2.
6.3.5
This read-only register displays the least significant half of the JTAG ID for the chip. This register reads
$801D.
Freescale Semiconductor
Base + $2
Base + $6
Base + $7
RESET
RESET
RESET
Read
Write
Read
Write
Read
Write
SIM Software Control Registers (SIM_SWC0, SIM_SWC1,
SIM_SWC2, and SIM_SWC3)
Most Significant Half of JTAG ID (SIM_MSHID)
Least Significant Half of JTAG ID (SIM_LSHID)
Reserved—Bits 1–0
Software Control Register 0 - 3 (FIELD)—Bits 15–0
Figure 6-4 SIM Software Control Register 0 (SIM_SWC0 - 3)
15
15
15
0
0
0
1
1
Figure 6-6 Least Significant Half of JTAG ID (SIM_LSHID)
Figure 6-5 Most Significant Half of JTAG ID (SIM_MSHID)
14
14
14
0
0
0
0
0
13
13
13
0
0
0
0
0
12
12
12
0
0
0
0
0
56F8037/56F8027 Data Sheet, Rev. 7
11
11
11
0
0
0
0
0
10
10
10
0
0
0
0
0
Software Control Data 0 - 3
9
0
9
0
0
9
0
0
8
8
8
0
1
1
0
0
7
7
7
0
1
1
0
0
6
6
6
0
1
1
0
0
5
0
5
1
1
5
0
0
4
0
4
1
1
4
1
1
3
3
3
0
0
0
1
1
2
0
2
0
0
2
1
1
Register Descriptions
1
0
1
1
1
1
0
0
0
0
0
0
0
0
1
1
99