AT90PWM81-16SN Atmel, AT90PWM81-16SN Datasheet - Page 157

• Manufacturer Part Number: AT90PWM81-16SN
• Description: IC MCU AVR 8K FLASH ISP 20SOIC
• Manufacturer: Atmel
• Series: AVR® 90PWM Lightingr

Specifications of AT90PWM81-16SN

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: SPI
• Peripherals: Brown-out Detect/Reset, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 20-SOIC (7.5mm Width)
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: SPI
• Maximum Clock Frequency: 16 MHz
• Number Of Timers: 1
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• On-chip Dac: 10 bit, 1 Channel
• Height: 2.35 mm
• Length: 13 mm
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2.7 V
• Width: 7.6 mm
• For Use With: ATSTK600-SOIC - STK600 SOCKET/ADAPTER FOR SOIC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

13.8.3
7734P–AVR–08/10
Retrigger PSCOUTr1 On External Event
Figure 13-9.
Note:
Figure 13-10. PSCOUTr0 retriggered by PSCr Input A (Level Acting)
Note:
PSCOUTr1 output can be reset before end of On-Time 1 on the change on PSCr Input B. The polarity of
PSCr Input B is configurable thanks to a sense control block. PSCr Input B can be configured to do not act
or to act on level or edge modes. PSCr Input B can be the Output of the analog comparator or the PSCINr
input.
As the period of the cycle decreases, the instantaneous frequency of the two outputs increases.
PSCOUTn0
PSCOUTn1
PSCn Input A
(falling edge)
PSCn Input A
(rising edge)
PSCOUTn0
PSCOUTn1
PSCn Input A
(high level)
PSCn Input A
(low level)
This example is given in “Input Mode 8” in “2 or 4 ramp mode” See Figure 13-25. for details.
This example is given in “Input Mode 1” in “2 or 4 ramp mode” See Figure 13-14. for details.
PSCOUTr0 retriggered by PSCr Input A (Edge Retriggering)
Dead-Time 0
Dead-Time 0
On-Time 0
On-Time 0
Dead-Time 1
On-Time 1
Dead-Time 1
On-Time 1
AT90PWM81
157