ST72F63BK2U1TR STMicroelectronics, ST72F63BK2U1TR Datasheet - Page 131

• Manufacturer Part Number: ST72F63BK2U1TR
• Description: IC MCU 8BIT 8K FLASH 40-QFN
• Manufacturer: STMicroelectronics
• Series: ST7r

Specifications of ST72F63BK2U1TR

• Core Processor: ST7
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: I²C, SCI, USB
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 19
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Data Converters: A/D 12x8b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 40-QFN
• Processor Series: ST72F6x
• Core: ST7
• Data Bus Width: 8 bit
• Data Ram Size: 384 B
• Interface Type: I2C, SCI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 19
• Number Of Timers: 2
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST7MDTU3-EPB/US, ST72F63B-SK/RAIS, ST7MDTU3-EMU3, STX-RLINK
• Minimum Operating Temperature: 0 C
• On-chip Adc: 8 bit, 8 Channel / 8 bit, 12 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

ST7263Bxx
Table 48.
1. At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.
12.1.1
Relative
Relative
Short
Long
Long
Bit
Bit
Bit
Bit
ST7 addressing mode overview (continued)
Inherent
All Inherent instructions consist of a single byte. The opcode fully specifies all the required
information for the CPU to process the operation.
Table 49.
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Mode
Direct
Direct
Direct
Relative
Relative
Indexed
Indexed
Inherent instructions
Inherent instruction
PUSH/POP
INC/DEC
TRAP
HALT
ld A,([$10.w],X)
IRET
btjt $10,#7,skip
NOP
RET
SCF
RCF
RSP
CLR
TNZ
WFI
SIM
RIM
ld A,([$10],X)
bset [$10],#7
LD
[$10],#7,skip
bset $10,#7
ld A,[$10.w]
jrne [$10]
jrne loop
Syntax
btjt
Doc ID 7516 Rev 8
128/PC+127
128/PC+127
Destination/
0000..FFFF
0000..FFFF
00..1FE
source
00..FF
00..FF
00..FF
00..FF
PC-
PC-
(1)
(1)
Wait For Interrupt (Low Power mode)
Halt Oscillator (Lowest Power mode)
address
Pointer
00..FF
00..FF
00..FF
00..FF
00..FF
00..FF
Interrupt Sub-routine Return
Push/Pop to/from the stack
Increment/Decrement
Test Negative or Zero
Reset Interrupt Mask
Reset Stack Pointer
Sub-routine Return
Set Interrupt Mask
Reset Carry Flag
Set Carry Flag
S/W interrupt
No operation
Function
Pointer size
Clear
Load
(Hex.)
word
word
byte
byte
byte
byte
Instruction set
Length
(bytes)
+ 2
+ 2
+ 2
+ 1
+ 2
+ 1
+ 2
+ 2
+ 3
131/186