MC9S12C128CPBE Freescale Semiconductor, MC9S12C128CPBE Datasheet - Page 285

• Manufacturer Part Number: MC9S12C128CPBE
• Description: IC MCU 128K FLASH 25MHZ 52-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12C128CPBE

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 35
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.35 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 52-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

writes (0x0055 or 0x00AA) to the ARMCOP register must occur in the last 25% of the selected time-out
period. A premature write the CRG will immediately generate a reset.
As soon as the reset sequence is completed the reset generator checks the reset condition. If no clock
monitor failure is indicated and the latched state of the COP timeout is true, processing begins by fetching
the COP vector.
9.5.3
The on-chip voltage regulator detects when V
on reset or low voltage reset or both. As soon as a power-on reset or low voltage reset is triggered the CRG
performs a quality check on the incoming clock signal. As soon as clock quality check indicates a valid
oscillator clock signal the reset sequence starts using the oscillator clock. If after 50 check windows the
clock quality check indicated a non-valid oscillator clock the reset sequence starts using self-clock mode.
Figure 9-26
and when the RESET pin is held low.
Freescale Semiconductor
Power-On Reset, Low Voltage Reset
and
Figure 9-27
Internal RESET
RESET
Internal POR
Internal RESET
RESET
Internal POR
Figure 9-26. RESET Pin Tied to V
show the power-up sequence for cases when the RESET pin is tied to V
Figure 9-27. RESET Pin Held Low Externally
MC9S12C-Family / MC9S12GC-Family
DD
Clock Quality Check
(no Self-Clock Mode)
Clock Quality Check
(no Self-Clock Mode)
to the MCU has reached a certain level and asserts power-
Rev 01.24
128 SYSCLK
) (
) (
128 SYSCLK
) (
) (
) (
) (
Chapter 9 Clocks and Reset Generator (CRGV4) Block Description
64 SYSCLK
DD
64 SYSCLK
(by a Pull-Up Resistor)
DD
285