MC9S12C128CPBE Freescale Semiconductor, MC9S12C128CPBE Datasheet - Page 57

IC MCU 128K FLASH 25MHZ 52-LQFP

MC9S12C128CPBE

Manufacturer Part Number
MC9S12C128CPBE
Description
IC MCU 128K FLASH 25MHZ 52-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheets

Specifications of MC9S12C128CPBE

Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
35
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128CPBE
Manufacturer:
FREESCALE
Quantity:
1 600
Part Number:
MC9S12C128CPBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128CPBE
Manufacturer:
FREESCALE
Quantity:
1 600
Part Number:
MC9S12C128CPBE
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MC9S12C128CPBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1.4
The clock and reset generator provides the internal clock signals for the core and all peripheral modules.
Figure 1-14
Guide for details on clock generation.
1.5
Eight possible modes determine the device operating configuration. Each mode has an associated default
memory map and external bus configuration controlled by a further pin.
Three low power modes exist for the device.
1.5.1
The operating mode out of reset is determined by the states of the MODC, MODB, and MODA pins during
reset. The MODC, MODB, and MODA bits in the MODE register show the current operating mode and
provide limited mode switching during operation. The states of the MODC, MODB, and MODA pins are
latched into these bits on the rising edge of the reset signal. The ROMCTL signal allows the setting of the
ROMON bit in the MISC register thus controlling whether the internal Flash is visible in the memory map.
ROMON = 1 mean the Flash is visible in the memory map. The state of the ROMCTL pin is latched into
the ROMON bit in the MISC register on the rising edge of the reset signal.
Freescale Semiconductor
System Clock Description
Modes of Operation
Chip Configuration Summary
shows the clock connections from the CRG to all modules. Consult the CRG Block User
EXTAL
XTAL
CRG
MC9S12C-Family / MC9S12GC-Family
Figure 1-14. Clock Connections
Bus Clock
Oscillator Clock
Rev 01.24
Chapter 1 MC9S12C and MC9S12GC Device Overview (MC9S12C128)
Core Clock
Not on 9S12GC
S12_CORE
MSCAN
VREG
Flash
RAM
ATD
TPM
TIM
PIM
SCI
SPI
57

Related parts for MC9S12C128CPBE