IC R8C/2B MCU FLASH 96+2K 64LQFP

R5F212BASNFA#U0

Manufacturer Part NumberR5F212BASNFA#U0
DescriptionIC R8C/2B MCU FLASH 96+2K 64LQFP
ManufacturerRenesas Electronics America
SeriesR8C/2x/2B
R5F212BASNFA#U0 datasheet
 


Specifications of R5F212BASNFA#U0

Core ProcessorR8CCore Size16/32-Bit
Speed20MHzConnectivityI²C, LIN, SIO, SSU, UART/USART
PeripheralsPOR, PWM, Voltage Detect, WDTNumber Of I /o55
Program Memory Size96KB (96K x 8)Program Memory TypeFLASH
Ram Size7K x 8Voltage - Supply (vcc/vdd)2.2 V ~ 5.5 V
Data ConvertersA/D 12x10b; D/A 2x8bOscillator TypeInternal
Operating Temperature-20°C ~ 85°CPackage / Case64-LQFP
For Use WithR0K5212D8S001BE - KIT STARTER FOR R8C/2DR0K5212D8S000BE - KIT DEV FOR R8C/2DLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
Page 64/66

Download datasheet (572Kb)Embed
PrevNext
REVISION HISTORY
Rev.
Date
Page
0.30
Dec 22, 2006
19
37
1.00
Feb 09, 2007
All pages “Preliminary” deleted
3
5
6
7
17
18
19
23
31
32
37
44
46
48
50
52
53
54
2.00
Oct 17, 2007
All pages “PTLG0064JA-A (64F0G) package” added
3, 5
6 to 7
8
10
11
19 to 20 Figure 3.1 and Figure 3.2 revised
24
R8C/2A Group, R8C/2B Group Datasheet
Description
Table 4.1;
• 000Ah: “00XXX000b” → “00h” revised
• 0008h: “Module Standby Control Register” → “Module Operation Enable Register” revised
• 000Fh: “00011111b” → “00X11111b” revised
Table 5.11 revised
Table 1.2 revised
Table 1.4 revised
Table 1.5 and Figure 1.1 revised
Table 1.6 and Figure 1.2 revised
Figure 3.1 revised
Figure 3.2 revised
Table 4.1;
• 0008h: “Module Standby Control Register” → “Module Operation Enable Register” revised
• 000Ah: “00XXX000b” → “00h” revised
• 000Fh: “00011111b” → “00X11111b” revised
• 002Bh: “High-Speed On-Chip Oscillator Control Register 6” added
Table 4.5;
0105h: “LIN Control Register 2” register name revised
Table 5.2 revised
Table 5.3 and Table 5.4; NOTE1 revised
Table 5.11 revised
Table 5.17 revised
Table 5.21 and Figure 5.11; “i = 0 to 2” revised
Table 5.24 revised
Table 5.28 revised, Figure 5.16 “i = 0 to 2” revised
Table 5.31 revised
Table 5.34 revised
Table 5.35 and Figure 5.21; “i = 0 to 2” revised
Table 1.2 and Table 1.4;
• Operating Ambient Temperature: Y version added
• Package: 64-pin FLGA added
Table 1.5 and Figure 1.1 revised
Table 1.6 and Figure 1.2 revised
Figure 1.4 “64-pin LQFP Package” added
Figure 1.5 added
Table 4.4;
00F5h: “00h” → “000000XXb” revised
A - 2
Summary