UPD78F0555MA-FAA-AX Renesas Electronics America, UPD78F0555MA-FAA-AX Datasheet - Page 365

• Manufacturer Part Number: UPD78F0555MA-FAA-AX
• Description: MCU 8BIT 16-SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0/Kx2-Lr

Specifications of UPD78F0555MA-FAA-AX

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: I²C, LIN, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 9
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0/Kx2-L
R01UH0028EJ0400 Rev.4.00
Sep 27, 2010
<5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
<6> To stop the count operation, set TMHEn = 0.
Cautions 1. The set value of the CMP1n register can be changed while the timer counter is operating.
Remarks 1. For the setting of the output pin, refer to 8.3 (4) Port mode register 0 (PM0), port mode register 1
If the setting value of the CMP0n register is N, the setting value of the CMP1n register is M, and the count clock
frequency is f
• PWM pulse output cycle = (N + 1)/f
• Duty = (M + 1)/(N + 1)
2. For details on how to enable the INTTMHn signal interrupt, refer to CHAPTER 17
3. 78K0/KY2-L, 78K0/KA2-L: n = 1
2. Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the
3. Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are
(PM1), port mode register 3 (PM3).
FUNCTIONS.
78K0/KB2-L, 78K0/KC2-L: n = 0, 1
However, this takes a duration of three operating clocks (signal selected by the CKSn2 to CKSn0
bits of the TMHMDn register) from when the value of the CMP1n register is changed until the
value is transferred to the register.
timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same
value to the CMP1n register).
within the following range.
00H ≤ CMP1n (M) < CMP0n (N) ≤ FFH
CNT
, the PWM pulse output cycle and duty are as follows.
CNT
CHAPTER 8 8-BIT TIMERS H0 AND H1
INTERRUPT
351