MC908QL4MDT Freescale Semiconductor, MC908QL4MDT Datasheet - Page 168

• Manufacturer Part Number: MC908QL4MDT
• Description: IC MCU 8BIT 4K FLASH 16-TSSOP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908QL4MDT

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: LIN (Local Interconnect Network)
• Peripherals: LVD, POR, PWM
• Number Of I /o: 13
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 16-TSSOP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Slave LIN Interface Controller (SLIC) Module
The error also comes into effect with transmitted bit times. Using the previous example with a SLCBT
value of 34, transmitted bits will appear as 34 SLIC clock periods long. This is one SLIC clock short of the
proper length. Depending on the frequency of the SLIC clock, one period of the SLIC clock might be a
large or a small fraction of one ideal bit time. Raising the frequency of the SLIC clock will reduce this error
relative to the ideal bit time, improving the resolution of the SLIC clock relative to the bit rate of the bus.
In any case, the error is still one SLIC clock cycle. Raising the SLIC clock frequency, however, requires
programming a higher value for SLCBT to maintain the same target bit rate.
Smaller values of SLCBT combined with higher values of the SLIC clock frequency (smaller clock period)
will give faster bit rates, but the SLIC clock period becomes an increasingly significant portion of one bit
time.
Because BTM mode does not perform any synchronization and relies on the accuracy of the data
provided by the user software to set its sample point and generate transmitted bits, the constraint on
maximum speeds is only limited to the limits imposed by the digital filter delay and the SLIC input clock.
Because the digital filter delay cannot be less than 16 SLIC clock cycles, the fastest possible pulse which
would pass the filter is 16 clock periods at 8 MHz, or 500,000 bits/second. The values shown in
are the same values shown in
the minimum digital filter settings (prescaler = divide by 1) under perfect conditions.
Because perfect conditions are almost impossible to attain, more robust values must be chosen for bit
rates. For reliable communication, it is best to ensure that a bit time is no smaller 2x–3x longer than the
filter delay on the digital receive filter. This is true in LIN or BTM mode and ensures that valid data bits
which have been shortened due to ground shift, asymmetrical rise and fall times, etc., are accepted by
the filter without exception. This would translate to 2x to 3x reduction in the maximum speeds shown in
Table
is at least twice the length of one filter delay value. If system noise is not adequately filtered out it might
be necessary to change the prescaler of the filter and lower the bit rate of the communication. If valid
communications are being absorbed by the filter, corrective action must be taken to ensure that either the
bit rate is reduced or whatever physical fault is causing bit times to shorten is corrected (ground offset,
asymmetrical rise/fall times, insufficient physical layer supply voltage, etc.).
168
14-7. Recommended maximum bit rates are shown in
Clock
(MHz)
1. Bit rates over 120,000 bits per second are not recommended for BTM communications, as
SLIC
6.4
4.8
3.2
2.4
8
4
2
physical layer delay between the TX and RX pins can cause the stop bit of a byte to be
missampled as the last data bit. This could result in a byte framing error.
Digital RX Filter
Maximum BTM
(Bits / Second)
Bit Rate with
Set to ÷4
50,000
37,500
25,000
18,750
62,500
31,250
15,625
Table 14-8. Recommended Maximum Bit Rates
Table 14-8
for BTM Operation Due to Digital Filter
MC68HC908QL4 Data Sheet, Rev. 8
Digital RX Filter
Maximum BTM
(Bits / Second)
Bit Rate with
and indicate the absolute fastest bit rates which could just pass
Set to ÷3
83,333
66,667
50,000
41,667
33,333
25,000
20,833
Digital RX Filter
Maximum BTM
(Bits / Second)
Bit Rate with
Table
120,000
Set to ÷2
100,000
75,000
62,500
50,000
37,500
31,250
14-8, and ensure that a single bit time
(1)
Digital RX Filter
Maximum BTM
(Bits / Second)
Bit Rate with
120,000
120,000
120,000
120,000
Set to ÷1
100,000
75,000
62,500
Freescale Semiconductor
(1)
(1)
(1)
(1)
Table 14-7