SI4330-B1-FM Silicon Laboratories Inc, SI4330-B1-FM Datasheet - Page 17

IC RCVR ISM 960MHZ 3.6V 20-QFN

SI4330-B1-FM

Manufacturer Part Number
SI4330-B1-FM
Description
IC RCVR ISM 960MHZ 3.6V 20-QFN
Manufacturer
Silicon Laboratories Inc
Type
ISM Receiverr
Datasheets

Specifications of SI4330-B1-FM

Package / Case
20-QFN
Frequency
960MHz
Sensitivity
-118dBm
Data Rate - Maximum
128kbps
Modulation Or Protocol
FSK, GFSK, OOK
Current - Receiving
18.5mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
1.8 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Operating Frequency
240 MHz to 960 MHz
Operating Supply Voltage
3 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Current
18.5 mA
Package
20QFN EP
Maximum Data Rate
256 Kbps
Transmission Media Type
Wireless
Power Supply Type
Analog
Typical Operating Supply Voltage
3 V
Minimum Operating Supply Voltage
1.8 V
Maximum Operating Supply Voltage
3.6 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Applications
-
Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1629-5
SI4330-V2-FM

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI4330-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
SI4330-B1-FM
Quantity:
75
Part Number:
SI4330-B1-FM-02T
Manufacturer:
SILICON
Quantity:
112
Part Number:
SI4330-B1-FMR
Manufacturer:
HIROSE
Quantity:
3 200
Part Number:
SI4330-B1-FMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
The SPI interface contains a burst read/write mode which allows for reading/writing sequential registers without
having to re-send the SPI address. When the nSEL bit is held low while continuing to send SCLK pulses, the SPI
interface will automatically increment the ADDR and read from/write to the next address. An example burst write
transaction is illustrated in Figure 4 and a burst read in Figure 5. As long as nSEL is held low, input data will be
latched into the Si4330 every eight SCLK cycles.
SDO
SCLK
nSEL
SCLK
nSEL
SDI
SDI
First Bit
First Bit
RW
RW
=1
=0
SDO
SCLK
nSEL
SDI
A6
A6
A5
A5
First Bit
A4
A4
RW
=0
A3
A3
A6
A2
A2
Figure 4. SPI Timing—Burst Write Mode
Figure 5. SPI Timing—Burst Read Mode
A5
Figure 3. SPI Timing—READ Mode
A1
A1
A4
First Bit
A0
A0
A3
D7
=X
D7
D7
=X
A2
D6 D5 D4 D3
D6
=X
D6
=X
A1
D5
=X
D5
=X
First Bit
A0
Rev 1.0
D4
=X
D4
=X
D7
D7
=X
D3
=X
D3
=X
D6 D5 D4 D3
D6
=X
D2
=X
D2
=X
D2 D1 D0
D5
=X
Last Bit
D1
=X
D1
=X
D4
=X
D0
=X
D0
=X
D3
=X
D7
=X
D7 D6 D5 D4 D3
D2
=X
D2 D1 D0
D6
=X
D1
=X
D5
=X
Last Bit
D0
=X
Last Bit
D4
=X
D3
=X
Si4330-B1
D2
=X
D2 D1 D0
D1
=X
Last Bit
D0
=X
17

Related parts for SI4330-B1-FM