CYWUSB6935-48LFI Cypress Semiconductor Corp, CYWUSB6935-48LFI Datasheet - Page 2

no-image

CYWUSB6935-48LFI

Manufacturer Part Number
CYWUSB6935-48LFI
Description
IC USB WIRELESS 2.4GHZ 48VQFN
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CYWUSB6935-48LFI

Frequency
2.4GHz
Data Rate - Maximum
62.5kbps
Modulation Or Protocol
DSSS, GFSK
Applications
AMR, ISM, RKE
Power - Output
0dBm
Sensitivity
-95dBm
Voltage - Supply
2.7 V ~ 3.6 V
Current - Receiving
57.7mA
Current - Transmitting
69.1mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Memory Size
-
Other names
428-1578

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CYWUSB6935-48LFI
Manufacturer:
CY
Quantity:
1
3.1
The CYWUSB6935 is supported by both the CY3632
WirelessUSB Development Kit and the CY3635 WirelessUSB
N:1 Development Kit. The development kit provides all of the
materials and documents needed to cut the cord on multipoint
to point and point to point low bandwidth high node density
applications including four small form-factor sensor boards
and a hub board that connect to WirelessUSB LR RF module
boards, comprehensive WirelessUSB protocol code examples
and all of the associated schematics, gerber files and bill of
materials. The WirelessUSB N:1 Development Kit is also
supported by the WirelessUSB Listener Tool.
4.0
The CYWUSB6935 provides a complete WirelessUSB LR SPI
to antenna radio modem. The CYWUSB6935 is designed to
implement wireless devices operating in the worldwide 2.4-
GHz Industrial, Scientific, and Medical (ISM) frequency band
(2.400GHz - 2.4835GHz). It is intended for systems compliant
with world-wide regulations covered by ETSI EN 301 489-1
V1.4.1, ETSI EN 300 328-1 V1.3.1 (European Countries);
FCC CFR 47 Part 15 (USA and Industry Canada) and ARIB
STD-T66 (Japan).
The CYWUSB6935 contains a 2.4-GHz radio transceiver, a
GFSK modem and a dual DSSS reconfigurable baseband.
The radio and baseband are both code- and frequency-agile.
Forty-nine spreading codes selected for optimal performance
(Gold codes) are supported across 78 1-MHz channels
yielding a theoretical spectral capacity of 3822 channels. The
CYWUSB6935 supports a range of up to 50 meters or more.
4.1
The receiver and transmitter are a single-conversion low-Inter-
mediate Frequency (low-IF) architecture with fully integrated
IF channel matched filters to achieve high performance in the
presence of interference. An integrated Power Amplifier (PA)
provides an output power control range of 30 dB in seven
steps.
Both the receiver and transmitter integrated Voltage
Controlled Oscillator (VCO) and synthesizer have the agility to
cover the complete 2.4-GHz GFSK radio transmitter ISM
band. The VCO loop filter is also integrated on-chip.
4.2
The transmitter uses a DSP-based vector modulator to
convert the 1-MHz chips to an accurate GFSK carrier.
The receiver uses a fully integrated Frequency Modulator (FM)
detector with automatic data slicer to demodulate the GFSK
signal.
4.3
Data is converted to DSSS chips by a digital spreader. De-
spreading is performed by an oversampled correlator. The
DSSS baseband cancels spurious noise and assembles
properly correlated data bytes.
The DSSS baseband has four operating modes: 64 chips/bit
Single Channel, 32 chips/bit Dual Channel, 32 chips/bit Single
Document 38-16008 Rev. **
Applications Support
2.4-GHz Radio
GFSK Modem
Dual DSSS Baseband
Functional Overview
PRELIMINARY
Channel 2x Oversampled, and 32 chips/bit Single Channel
Dual Data Rate (DDR).
4.3.1
The baseband supports a single data stream operating at
15.625 kbits/sec. The advantage of selecting this mode is its
ability to tolerate a noisy environment. This is because the
15.625 kbits/sec data stream utilizes the longest PN Code
resulting in the highest probability for recovering packets over
the air. This mode can also be selected for systems requiring
data transmissions over longer ranges.
4.3.2
The baseband supports two non-simultaneous data streams
each operating at 31.25 kbits/sec.
4.3.3
The baseband supports a single data stream operating at
31.25 kbits/sec that is sampled twice as much as the other
modes. The advantage of selecting this mode is its ability to
tolerate a noisy environment.
4.3.4
The baseband spreads bits in pairs and supports a single data
stream operating at 62.5 kbits/sec.
4.4
CYWUSB6935
(SERDES), which provides byte-level framing of transmit and
receive data. Bytes for transmission are loaded into the
SERDES and receive bytes are read from the SERDES via the
SPI interface. The SERDES provides double buffering of
transmit and receive data. While one byte is being transmitted
by the radio the next byte can be written to the SERDES data
register insuring there are no breaks in transmitted data.
After a receive byte has been received it is loaded into the
SERDES data register and can be read at any time until the
next byte is received, at which time the old contents of the
SERDES data register will be overwritten.
4.5
CYWUSB6935 has a fully synchronous SPI slave interface for
connectivity to the application MCU. Configuration and byte-
oriented data transfer can be performed over this interface. An
interrupt is provided to trigger real time events.
An optional SERDES Bypass mode (DIO) is provided for appli-
cations that require a synchronous serial bit-oriented data
path. This interface is for data only.
4.6
A 13-MHz crystal is directly connected to X13IN and X13
without the need for external capacitors. The CYWUSB6935
has a programmable trim capability for adjusting the on-chip
load capacitance supplied to the crystal. The Radio Frequency
(RF) circuitry has on-chip decoupling capacitors. The
CYWUSB6935 is powered from a 2.7V to 3.6V DC supply. The
CYWUSB6935 can be shutdown to a fully static state using the
PD pin.
64 chips/bit Single Channel
32 chips/bit Dual Channel
32 chips/bit Single Channel 2x Oversampled
32 chips/bit Single Channel Dual Data Rate (DDR)
Serializer/Deserializer (SERDES)
Application Interfaces
Clocking and Power Management
provides
a
data
CYWUSB6935
Serializer/Deserializer
Page 2 of 32

Related parts for CYWUSB6935-48LFI