PCF8576CHL/1,118 NXP Semiconductors, PCF8576CHL/1,118 Datasheet - Page 19

• Manufacturer Part Number: PCF8576CHL/1,118
• Description: IC LCD DRIVER 64LQFP
• Manufacturer: NXP Semiconductors

Specifications of PCF8576CHL/1,118

• Display Type: LCD
• Configuration: Multiple
• Interface: I²C
• Current - Supply: 120µA
• Voltage - Supply: 2 V ~ 6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: *
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Digits Or Characters: -
• Lead Free Status / Rohs Status: Details
• Other names: 935290305118

NXP Semiconductors
PCF8576C
Product data sheet
7.10 Backplane outputs
7.11 Display RAM
7.7 Display register
7.8 Shift register
7.9 Segment outputs
The lower clock frequency has the disadvantage of increasing the response time when
large amounts of display data are transmitted on the I
process a display data byte before the next one arrives, it holds the SCL line LOW until
the first display data byte is stored. This slows down the transmission rate of the I
but no data loss occurs.
The display register holds the display data while the corresponding multiplex signals are
generated.
The shift register transfers display information from the display RAM to the display register
while previous data is displayed.
The LCD drive section includes 40 segment outputs, S0 to S39, which must be connected
directly to the LCD. The segment output signals are generated based on the multiplexed
backplane signals and with data residing in the display register. When less than
40 segment outputs are required, the unused segment outputs should be left open-circuit.
The LCD drive section includes four backplane outputs: BP0 to BP3. The backplane
output signals are generated based on the selected LCD drive mode.
If less than four backplane outputs are required the unused outputs can be left as an
open-circuit.
The display RAM is a static 40 × 4-bit RAM which stores LCD data.
There is a one-to-one correspondence between
A logic 1 in the RAM bitmap indicates the on-state of the corresponding LCD element;
similarly, a logic 0 indicates the off-state.
•
•
•
•
•
•
•
In 1:4 multiplex drive mode: BP0 to BP3 must be connected directly to the LCD.
In 1:3 multiplex drive mode: BP3 carries the same signal as BP1, therefore these two
adjacent outputs can be tied together to give enhanced drive capabilities.
In 1:2 multiplex drive mode: BP0 and BP2, BP1 and BP3 respectively carry the same
signals and can also be paired to increase the drive capabilities.
In static drive mode: the same signal is carried by all four backplane outputs and they
can be connected in parallel for very high drive requirements.
the bits in the RAM bitmap and the LCD elements
the RAM columns and the segment outputs
the RAM rows and the backplane outputs.
All information provided in this document is subject to legal disclaimers.
Rev. 10 — 22 July 2010
Universal LCD driver for low multiplex rates
2
C-bus. When a device is unable to
PCF8576C
© NXP B.V. 2010. All rights reserved.
2
C-bus
19 of 57