USBN9604-28MX National Semiconductor, USBN9604-28MX Datasheet - Page 50

• Manufacturer Part Number: USBN9604-28MX
• Description: IC,Bus Controller,SOP,28PIN
• Manufacturer: National Semiconductor

Specifications of USBN9604-28MX

• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

www.national.com
7.0 Register Set
7.2.26 Receive Data X Register (RXD1, RXD2, RXD3)
Each of the three Receive Endpoint FIFOs has one Receive Data register with the bits defined below.
RXFD
Receive FIFO Data Byte. See “Receive Endpoint FIFO Operation (RXFIFO1, RXFIFO2, RXFIFO3)” in Section 6.2.2 for a
description of Endpoint FIFO data handling.
The firmware should expect to read only the packet payload data. The PID and CRC16 are terminated by the receive state
machine.
7.3 REGISTER MAP
Table 10 lists all device registers, their addresses and their abbreviations.
bit 7
(Continued)
Address
bit 6
0x0A
0x0B
0x0C
0x0D
0x0E
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x0F
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
bit 5
Table 10. USBN9603/4 Memory Map
DMACNTRL
Mnemonic
DMAMSK
MCNTRL
NAKMSK
Register
ALTMSK
FWMSK
MAMSK
CCONF
RXMSK
DMAEV
TXMSK
NAKEV
ALTEV
MAEV
FWEV
NFSR
RXEV
TXEV
FNH
FAR
FNL
MIR
RID
bit 4
RXFD
50
-
r
Main Control
Clock Configuration
Revision Identifier
Function Address
Node Functional State
Main Event
Main Mask
Alternate Event
Alternate Mask
Transmit Event
Transmit Mask
Receive Event
Receive Mask
NAK Event
NAK Mask
FIFO Warning Event
FIFO Warning Mask
Frame Number High Byte
Frame Number Low Byte
DMA Control
DMA Event
DMA Mask
Mirror
bit 3
Reserved
Register Name
bit 2
bit 1
bit 0