EP2SGX90EF1152I4N Altera, EP2SGX90EF1152I4N Datasheet - Page 192
EP2SGX90EF1152I4N
Manufacturer Part Number
EP2SGX90EF1152I4N
Description
Stratix II GX
Manufacturer
Altera
Datasheet
1.EP2SGX90EF1152I4N.pdf
(316 pages)
Specifications of EP2SGX90EF1152I4N
Family Name
Stratix II GX
Number Of Logic Blocks/elements
90960
# I/os (max)
558
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
90960
Ram Bits
4520448
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1152
Package Type
FC-FBGA
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2SGX90EF1152I4N
Manufacturer:
ALTERA
Quantity:
535
Part Number:
EP2SGX90EF1152I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 192 of 316
- Download datasheet (2Mb)
Operating Conditions
4–22
Stratix II GX Device Handbook, Volume 1
Peak-to-peak jitter Jitter frequency =
Peak-to-peak jitter Jitter frequency =
Peak-to-peak jitter Jitter frequency = 20
PCI Express Transmit Jitter Generation
Total jitter at 2.5
Gbps
PCI Express Receiver Jitter Tolerance
Total jitter at 2.5
Gbps
Serial RapidIO Transmit Jitter Generation
Deterministic Jitter
(peak-to-peak)
Total Jitter
(peak-to-peak)
Table 4–19. Stratix II GX Transceiver Block AC Specification
Description
Symbol/
22.1 KHz
1.875 MHz
MHz
Compliance pattern
V
Pre-emphasis
(1st post-tap) =
Setting 5
Compliance pattern
No Equalization
DC gain = 3 dB
Data Rate = 1.25,
2.5, 3.125 Gbps
REFCLK
Pattern = CJPAT
V
No Pre-emphasis
Data Rate = 1.25,
2.5, 3.125 Gbps
REFCLK
Pattern = CJPAT
V
No Pre-emphasis
OD
OD
OD
= 800 mV
= 800 mV
= 800 mV
Conditions
= 125 MHz
= 125 MHz
(10)
Commercial Speed
(10)
Min
-
-
-
(11)
-3 Speed
Grade
> 8.5
> 0.1
> 0.1
> 0.6
Typ
-
-
-
Max
0.25
0.17
0.35
Notes
Min
Commercial and
Industrial Speed
-
-
-
(1), (2),
-4 Speed
Grade
Typ
> 8.5
> 0.1
> 0.1
> 0.6
-
-
-
(3)
Max
0.25
0.17
0.35
(Part 5 of 19)
Commercial Speed
Min
-
-
-
Altera Corporation
-5 Speed
Grade
Typ
> 8.5
> 0.1
> 0.1
> 0.6
-
-
-
June 2009
Max
0.25
0.17
0.35
Unit
UI
UI
UI
UI
UI
UI
UI
Related parts for EP2SGX90EF1152I4N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: