ISP1505ABS NXP Semiconductors, ISP1505ABS Datasheet - Page 21

• Manufacturer Part Number: ISP1505ABS
• Description: RF Transceiver USB2.0/ULPI1.1 XCVR
• Manufacturer: NXP Semiconductors

Specifications of ISP1505ABS

• Number Of Receivers: 5
• Number Of Transmitters: 4
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: HVQFN-24
• Maximum Data Rate: 480 Mbps
• Maximum Supply Current: 0.001 mA, 48 mA
• Minimum Operating Temperature: - 40 C
• Protocol Supported: USB 2.0
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ISP1505ABS,557

NXP Semiconductors
ISP1505A_ISP1505C_3
Product data sheet
Fig 4.
DATA[7:0]
REG1V8
REG1V8
V
detector
internal
CLOCK
internal
CC(I/O)
XTAL1
POR
V
NXT
STP
DIR
CC
t1 = V
t2 = ULPI pads detect REG1V8 rising above the REG1V8 regulator threshold and are not in 3-state. These pads may drive
either LOW or HIGH. It is recommended that the link ignores the ULPI pins status during t
t3 = The POR threshold is reached and a POR pulse is generated. After the POR pulse, ULPI pins are driven to a defined level.
DIR is driven to HIGH and the other pins are driven to LOW.
t4 = The internal PLL is stabilized after t
be stabilized after t
The DIR pin will remain LOW before the link issues a RESET command to the ISP1505.
t5 = The power-up sequence is completed and the ULPI bus interface is ready for use.
Power-up and reset sequence required before the ULPI bus is ready for use
CC
9.3.1 Interface protection
and V
CC(I/O)
t1
By default, the ISP1505 enables a weak pull-up resistor on STP. If the STP pin is
unexpectedly HIGH at any time, the ISP1505 will protect the ULPI interface by enabling
weak pull-down resistors on DATA[7:0].
The interface protect feature prevents unwanted activity of the ISP1505 whenever the
ULPI interface is not correctly driven by the link. For example, when the link powers up
more slowly than the ISP1505.
startup(PLL)
t
PWRUP
are applied to the ISP1505. The ISP1505 regulator starts to turn on.
t2
from POR. The CLOCK pin starts to output 60 MHz. The DIR pin will transition from HIGH to LOW.
t3
startup(PLL)
t
startup(PLL)
Rev. 03 — 26 August 2008
. If the 19.2 MHz or 26 MHz clock is started before POR, the internal PLL will
t4
internal clocks stable
RESET command
TXCMD
ULPI HS USB host and peripheral transceiver
D
ISP1505A; ISP1505C
internal reset
PWRUP
.
© NXP B.V. 2008. All rights reserved.
RXCMD
update
004aaa885
bus idle
t5
20 of 75