PIC12HV609T-I/MS Microchip Technology, PIC12HV609T-I/MS Datasheet - Page 12

no-image

PIC12HV609T-I/MS

Manufacturer Part Number
PIC12HV609T-I/MS
Description
1.75KB Flash, 64B RAM, 6 I/O, 8MHz Internal Oscillator 8 MSOP 3x3mm T/R
Manufacturer
Microchip Technology
Series
PIC® 12Fr

Specifications of PIC12HV609T-I/MS

Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
5
Program Memory Size
1.75KB (1K x 14)
Program Memory Type
FLASH
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Processor Series
PIC12H
Core
PIC
Data Bus Width
8 bit
Data Ram Size
64 B
Interface Type
RS- 232 , USB
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
5
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
 Details
Other names
PIC12HV609T-I/MSTR
PIC12F609/615/617/12HV609/615
2.2.1
The register file is organized as 64 x 8 in the
PIC12F609/615/12HV609/615, and as 128 x 8 in the
PIC12F617. Each register is accessed, either directly
or indirectly, through the File Select Register (FSR)
(see Section 2.4 “Indirect Addressing, INDF and
FSR Registers”).
2.2.2
The Special Function Registers are registers used by
the CPU and peripheral functions for controlling the
desired operation of the device (see Table 2-1). These
registers are static RAM.
The special registers can be classified into two sets:
core and peripheral. The Special Function Registers
associated with the “core” are described in this section.
Those related to the operation of the peripheral features
are described in the section of that peripheral feature.
DS41302D-page 12
GENERAL PURPOSE REGISTER
FILE
SPECIAL FUNCTION REGISTERS
FIGURE 2-3:
Note 1:
Accesses 70h-7Fh
Unimplemented data memory locations, read as ‘0’.
Indirect Addr.
Registers
CMCON0
CMCON1
64 Bytes
Purpose
STATUS
PCLATH
INTCON
General
VRCON
TMR1H
T1CON
TMR1L
Bank 0
TMR0
GPIO
PIR1
PCL
FSR
Not a physical register.
(1)
Address
6Fh
70h
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
20h
3Fh
40h
7Fh
File
DATA MEMORY MAP OF
THE PIC12F609/HV609
 2010 Microchip Technology Inc.
Accesses 70h-7Fh
Indirect Addr.
OPTION_REG
OSCTUNE
STATUS
PCLATH
INTCON
TRISIO
ANSEL
PCON
Bank 1
WPU
PIE1
PCL
FSR
IOC
(1)
Address
File
EFh
F0h
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Dh
8Eh
8Fh
90h
91h
92h
93h
94h
95h
96h
97h
98h
99h
9Ah
9Bh
9Ch
9Dh
9Eh
9Fh
A0h
FFh

Related parts for PIC12HV609T-I/MS