XR16L2450IJ-F Exar Corporation, XR16L2450IJ-F Datasheet - Page 14

• Manufacturer Part Number: XR16L2450IJ-F
• Description: 2.25 To 5.5V W/ 5V TOLERANT DUART
• Manufacturer: Exar Corporation

Specifications of XR16L2450IJ-F

• Features: *
• Number Of Channels: 2, DUART
• Fifo's: 1 Byte
• Protocol: RS232
• Voltage - Supply: 2.25 V ~ 5.5 V
• With False Start Bit Detection: Yes
• With Modem Control: Yes
• With Cmos: Yes
• Mounting Type: Surface Mount
• Package / Case: 44-LCC (J-Lead)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

XR16L2450
2.25V TO 5.5V DUART
When the receive interrupt (IER BIT-0 = 1) is enabled, the RHR interrupt (see ISR bit-2) status will reflect the
following:
A. The receive data available interrupts are issued to the host when there is a character in the RHR. It will be
B. The receive data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to
Since the receiver and transmitter have separate bits in the LSR either or both can be used in the polled mode
by selecting respective transmit or receive control bit(s).
A. LSR BIT-0 indicates there is data in the RHR.
B. LSR BIT-1 indicates an overrun error has occurred and that data in the RHR may not be valid.
C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
D. LSR BIT-5 indicates THR is empty.
E. LSR BIT-6 indicates when both the THR and TSR are empty.
IER[0]: RHR Interrupt Enable
The receive data ready interrupt will be issued when RHR has a data character.
•
•
IER[1]: THR Interrupt Enable
This bit enables the Transmit Ready interrupt which is issued whenever the Transmit FIFO becomes empty. If
the Transmit FIFO is empty when this bit is enabled, an interrupt will be generated.
•
•
IER[2]: Receive Line Status Interrupt Enable
If any of the LSR register bits 1, 2, 3 or 4 is a logic 1, it will generate an interrupt to inform the host controller
about the error status of the current data byte in FIFO.
•
•
IER[3]: Modem Status Interrupt Enable
•
•
IER[7:4]: Reserved
The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The
Interrupt Status Register (ISR) provides the user with four interrupt status bits. Performing a read cycle on the
ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be
serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt
Source Table,
associated with each of these interrupt levels.
4.4
4.3.1
4.3.2
Logic 0 = Disable the receive data ready interrupt (default).
Logic 1 = Enable the receiver data ready interrupt.
Logic 0 = Disable Transmit Ready interrupt (default).
Logic 1 = Enable Transmit Ready interrupt.
Logic 0 = Disable the receiver line status interrupt (default).
Logic 1 = Enable the receiver line status interrupt.
Logic 0 = Disable the modem status register interrupt (default).
Logic 1 = Enable the modem status register interrupt.
cleared when the character has been read out of the RHR.
the receive FIFO. It is reset when the RHR is empty.
Interrupt Status Register (ISR) - Read-Only
Interrupt Mode Operation
Polled Mode Operation
Table
6, shows the data values (bits 0-3) for the interrupt priority levels and the interrupt sources
14
xr
REV. 1.1.1