ALXD800EEXJ2VD C3 AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD C3 Datasheet - Page 592

no-image

ALXD800EEXJ2VD C3

Manufacturer Part Number
ALXD800EEXJ2VD C3
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJ2VD C3

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
6.16.2.13 GLCPI Memory Region 4 Configuration (GLPCI_R4)
MSR Address
Type
Reset Value
592
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
63:44
43:32
31:12
11:9
Bit
7:6
8
5
4
3
2
1
0
Name
TOP
RSVD (RO)
BASE
RSVD (RO)
EN
RSVD (RO)
PF
WC
RSVD (RO)
WP
DD
CD
5000201Ch
R/W
00000000_00000000h
33234H
Description
Top of Region. 4 KB granularity, inclusive.
Reserved (Read Only). Reserved for future use.
Base of Region. 4 KB granularity, inclusive.
Reserved (Read Only). Reserved for future use.
Region Enable. Set to 1 to enable access to this region.
Reserved (Read Only). Reserved for future use.
Prefetchable. Reads to this region have no side-effects.
Write Combine. Writes to this region may be combined.
Reserved (Read Only). Reserved for future use.
Write Protect. When set to 1, only read accesses are allowed. Write accesses are
ignored (master abort).
Discard Data. When set to 1, write access are accepted and discarded. Read accesses
are ignored (master abort).
Cache Disable. When set to 1, accesses are marked as non-coherent. When cleared to
0, accesses are marked as coherent.
BASE
TOP
GLPCI_R4 Bit Descriptions
GLPCI_R4 Register Map
GeodeLink™ PCI Bridge Register Descriptions
RSVD
AMD Geode™ LX Processors Data Book
9
8
RSVD
7
RSVD
6
5
4
3
2
1
0

Related parts for ALXD800EEXJ2VD C3