AD9643BCPZ-210 Analog Devices Inc, AD9643BCPZ-210 Datasheet - Page 27

• Manufacturer Part Number: AD9643BCPZ-210
• Description: IC ADC 14BIT SRL 210MSPS 64LFCSP
• Manufacturer: Analog Devices Inc

Specifications of AD9643BCPZ-210

• Sampling Rate: 210MSPS
• Input Channel Type: Differential, Single Ended
• Data Interface: 3-Wire, Serial
• Supply Voltage Range - Analog: 1.7V To 1.9V
• Supply Voltage Range - Digital: 1.7V To 1.9V
• Rohs Compliant: Yes
• Resolution (bits): 14bit
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

DIGITAL OUTPUTS
The AD9643 output drivers can be configured for either ANSI
LVDS or reduced drive LVDS using a 1.8 V DRVDD supply.
As detailed in the
Speed ADCs via SPI, the data format can be selected for offset
binary, twos complement, or gray code when using the SPI
control.
Digital Output Enable Function (OEB)
The AD9643 has a flexible three-state ability for the digital
output pins. The three-state mode is enabled using the OEB pin
or through the SPI interface. If the OEB pin is low, the output
data drivers are enabled. If the OEB pin is high, the output data
drivers are placed in a high impedance state. This OEB function
is not intended for rapid access to the data bus. Note that OEB
is referenced to the digital output driver supply (DRVDD) and
should not exceed that supply voltage.
When using the SPI interface, the data outputs of each channel
can be independently three-stated by using the output enable
Table 11. Output Data Format
Input (V)
VIN+ − VIN−
VIN+ − VIN−
VIN+ − VIN−
VIN+ − VIN−
VIN+ − VIN−
AN-877 Application
VIN+ − VIN−,
Input Span = 1.75 V p-p (V)
<–0.875
–0.875
0
+0.875
>+0.875
Note, Interfacing to High
Offset Binary Output Mode
00 0000 0000 0000
00 0000 0000 0000
10 0000 0000 0000
11 1111 1111 1111
11 1111 1111 1111
Rev. A | Page 27 of 36
bar bit (Bit 4) in Register 0x14. Because the output data is
interleaved, if only one of the two channels is disabled, the output
data of the remaining channel is repeated in both the rising and
falling output clock cycles.
Timing
The AD9643 provides latched data with a pipeline delay of 10 input
sample clock cycles. Data outputs are available one propagation
delay (t
The length of the output data lines and loads placed on them
should be minimized to reduce transients within the AD9643.
These transients can degrade converter dynamic performance.
The lowest typical conversion rate of the AD9643 is 40 MSPS. At
clock rates below 40 MSPS, dynamic performance may degrade.
Data Clock Output (DCO)
The AD9643 also provides data clock output (DCO) intended
for capturing the data in an external register. Figure 2 shows a
graphical timing diagram of the AD9643 output modes.
PD
) after the rising edge of the clock signal.
Twos Complement Mode (Default)
10 0000 0000 0000
10 0000 0000 0000
00 0000 0000 0000
01 1111 1111 1111
01 1111 1111 1111
AD9643
OR
1
0
0
0
1