ISL12028IBZ Intersil, ISL12028IBZ Datasheet - Page 27

• Manufacturer Part Number: ISL12028IBZ
• Description: IC RTC W/EEPROM 14-SOIC
• Manufacturer: Intersil
• Type: Clock/Calendar/Supervisor/EEPROMr

Specifications of ISL12028IBZ

• Memory Size: 4K (512 x 8)
• Time Format: HH:MM:SS (12/24 hr)
• Date Format: YY-MM-DD-dd
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 14-SOIC (3.9mm Width), 14-SOL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

EXAMPLE 2
Pulsed interrupt once per minute (IM = ”1”)
Interrupts at one minute intervals when the seconds register
is at 30s.
A. Set Alarm 0 registers as follows:
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
REGISTER
ALARM0
MNA0
MOA0
DWA0
SCA0
HRA0
DTA0
7 6 5 4 3 2 1 0 HEX
1 0 1 1 0 0 0 0 B0h Seconds set to 30,
0 0 0 0 0 0 0 0 00h Minutes disabled
0 0 0 0 0 0 0 0 00h Hours disabled
0 0 0 0 0 0 0 0 00h Date disabled
0 0 0 0 0 0 0 0 00h Month disabled
0 0 0 0 0 0 0 0 00h Day of week disabled
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
For information regarding Intersil Corporation and its products, see www.intersil.com
BIT
27
enabled
DESCRIPTION
ISL12028, ISL12028A
B. Set the Interrupt register as follows:
XX indicate other control bits.
Once the registers are set, the following waveform will be
seen at IRQ/F
Note that the status register AL0 bit will be set each time the
alarm is triggered, but does not need to be read or cleared.
REGISTER
CONTROL
INT
RTC AND ALARM REGISTERS ARE BOTH 30s
7 6 5 4 3 2 1 0 HEX
1 0 1 x x 0 0 0 x0h Enable Alarm and Int
OUT
-:
BIT
60s
Mode
DESCRIPTION
November 30, 2010
FN8233.9