ADC1004S030TS/C1:1 NXP Semiconductors, ADC1004S030TS/C1:1 Datasheet
ADC1004S030TS/C1:1
Specifications of ADC1004S030TS/C1:1
568-4430-5
568-4430-5
935286611151
ADC1004S030TS/C1
ADC1004S030TS/C1-S
Related parts for ADC1004S030TS/C1:1
ADC1004S030TS/C1:1 Summary of contents
Page 1
... MHz. All digital inputs and outputs are Transistor-Transistor Logic (TTL) and CMOS compatible, although a low-level sine wave clock input signal is allowed. The device requires an external source to drive its reference ladder. If the application requires that the reference is driven via internal sources, NXP Semiconductors recommends you use one of the ADC1003S030/040/050 family. 2. Features ...
Page 2
... NXP Semiconductors I Cellular base stations 4. Quick reference data Table 4. 5. CCA V = V13 to V14 = 3 5.25 V; AGND and DGND shorted together; T CCO typical values measured unless otherwise specified. amb Symbol V CCA V CCD V CCO I CCA I CCD I CCO INL DNL f clk(max) P tot 5. Ordering information Table 2 ...
Page 3
... NXP Semiconductors 6. Block diagram V CCA lad ANALOG - TO - DIGITAL analog voltage input ADC1004S030/040/050 4 AGND analog ground Fig 1. Block diagram ADC1004S030_040_050_3 Product data sheet Single 10 bits ADC MHz, 40 MHz or 50 MHz CLK 1 CLOCK DRIVER LATCHES CONVERTER IN-RANGE LATCH 12 DGND2 digital ground Rev. 03 — 7 August 2008 ...
Page 4
... NXP Semiconductors 7. Pinning information 7.1 Pinning Fig 2. 7.2 Pin description Table 3. Symbol CLK TC V CCA AGND n. CCD2 DGND2 V CCO OGND n. ADC1004S030_040_050_3 Product data sheet Single 10 bits ADC MHz, 40 MHz or 50 MHz 1 CLK CCA 4 AGND n. CCD2 12 DGND2 V 13 CCO OGND 14 Pin configuration ...
Page 5
... NXP Semiconductors Table 3. Symbol DGND1 V CCD1 8. Limiting values Table 4. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol V CCA V CCD V CCO i(clk)(p- stg T amb T j [1] The supply voltages V the supply voltage differences V 9. Thermal characteristics Table 5. Symbol R th(j-a) ADC1004S030_040_050_3 ...
Page 6
... NXP Semiconductors 10. Characteristics Table 6. Characteristics 4. 5. CCA V = V13 to V14 = 3 5.25 V; AGND and DGND shorted together; T CCO and CCA CCD CCO Symbol Parameter Supply V analog supply voltage CCA V digital supply voltage CCD V output supply voltage CCO V supply voltage difference CC I analog supply current ...
Page 7
... NXP Semiconductors Table 6. Characteristics …continued 4. 5. CCA V = V13 to V14 = 3 5.25 V; AGND and DGND shorted together; T CCO and CCA CCD CCO Symbol Parameter R ladder resistance lad TC ladder resistor temperature Rlad coefficient V offset voltage offset V peak-to-peak analog input i(a)(p-p) voltage ...
Page 8
... NXP Semiconductors Table 6. Characteristics …continued 4. 5. CCA V = V13 to V14 = 3 5.25 V; AGND and DGND shorted together; T CCO and CCA CCD CCO Symbol Parameter t LOW to HIGH settling time s(LH) t HIGH to LOW settling time s(HL) Harmonics ( MHz); see Figure 7 clk first harmonic level ...
Page 9
... NXP Semiconductors Table 6. Characteristics …continued 4. 5. CCA V = V13 to V14 = 3 5.25 V; AGND and DGND shorted together; T CCO and CCA CCD CCO Symbol Parameter [9] Differential phase differential phase dif Timing ( MHz pF); see clk L t sampling delay time d(s) t output hold time h(o) ...
Page 10
... NXP Semiconductors [7] Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8000 acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (Nyquist frequency). Conversion to signal-to-noise ratio: SINAD = ENOB [8] Intermodulation measured relative to either tone with analog input frequencies of 4 ...
Page 11
... NXP Semiconductors Table Fig 4. ADC1004S030_040_050_3 Product data sheet Single 10 bits ADC MHz, 40 MHz or 50 MHz Mode selection high impedance 0 active; two’s complement 0 active; binary sample N sample w(clk)L t w(clk)H CLK sample N sample d(s) DATA DATA DATA Timing diagram Rev. 03 — 7 August 2008 ...
Page 12
... NXP Semiconductors Fig 5. Fig 6. ADC1004S030_040_050_3 Product data sheet Single 10 bits ADC MHz, 40 MHz or 50 MHz V CCD OE output data t dLZ HIGH output data LOW 10% 3.3 k ADC1004S050 frequency on pin OE = 100 kHz Timing diagram and test conditions of 3-state output delay time t s(LH) code 1023 ...
Page 13
... NXP Semiconductors +20 amplitude (dB 100 140 0 Effective bits: 9.42; THD = 71.8 dB. Harmonic levels (dB): 2nd = 83.19; 3rd = 78.09; 4th = 78.72; 5th = 78.33; 6th = 77.55. Fig 7. Typical fast Fourier transform (f +20 amplitude (dB 100 140 0 5.0 Effective bits: 8.91; THD = 62.96 dB. Harmonic levels (dB): 2nd = 71.38; 3rd = 71.54; 4th = 74.14; 5th = 65.15; 6th = 77.16. ...
Page 14
... NXP Semiconductors Fig 9. CMOS data and in-range outputs V CCO OE TC OGND Fig 11. OE and TC input Fig 13. CLK input ADC1004S030_040_050_3 Product data sheet ADC1004S030/040/050 Single 10 bits ADC MHz, 40 MHz or 50 MHz V CCA V CCO OGND AGND 014aaa330 Fig 10. Analog inputs V CCA AGND 014aaa323 Fig 12 ...
Page 15
... NXP Semiconductors 12. Application information 100 nF AGND 100 nF AGND The analog and digital supplies should be separated and well decoupled A user manual is available that describes the demonstration board that uses the version ADC1004S030/040/050 family with an application environment. (1) RB, RM and RT are decoupled to AGND. (2) Pin 15 may be connected to DGND in order to prevent noise influence. ...
Page 16
... NXP Semiconductors 13. Package outline SSOP28: plastic shrink small outline package; 28 leads; body width 5 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. 0.21 1. 0.25 0.05 1.65 Note 1. Plastic or metal protrusions of 0.2 mm maximum per side are not included. OUTLINE VERSION IEC SOT341-1 Fig 15 ...
Page 17
... NXP Semiconductors 14. Revision history Table 10. Revision history Document ID Release date ADC1004S030_040_050_3 20080807 • Modifications: • • ADC1004S030_040_050_2 20080616 ADC1004S030_040_050_1 20080611 ADC1004S030_040_050_3 Product data sheet Single 10 bits ADC MHz, 40 MHz or 50 MHz Data sheet status Product data sheet Corrections made to the table description in ...
Page 18
... Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 19
... NXP Semiconductors 17. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 4 Quick reference data . . . . . . . . . . . . . . . . . . . . . 2 5 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 6 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 7 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4 7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 7.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 8 Limiting values Thermal characteristics Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 6 11 Additional information relating to 12 Application information 12.1 Alternative parts ...