ADSP-2181BST-133 Analog Devices Inc, ADSP-2181BST-133 Datasheet - Page 15

IC DSP CONTROLLER 16BIT 128TQFP

ADSP-2181BST-133

Manufacturer Part Number
ADSP-2181BST-133
Description
IC DSP CONTROLLER 16BIT 128TQFP
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Type
Fixed Pointr
Datasheet

Specifications of ADSP-2181BST-133

Rohs Status
RoHS non-compliant
Interface
Synchronous Serial Port (SSP)
Clock Rate
33.3MHz
Non-volatile Memory
External
On-chip Ram
80kB
Voltage - I/o
5.00V
Voltage - Core
5.00V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Device Core Size
16b
Architecture
Enhanced Harvard
Format
Fixed Point
Clock Freq (max)
33.3MHz
Mips
33.3
Device Input Clock Speed
33.3MHz
Ram Size
80KB
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
128
Package Type
TQFP
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-2181BST-133
Manufacturer:
AD
Quantity:
122
Part Number:
ADSP-2181BST-133
Manufacturer:
AD
Quantity:
1 982
Part Number:
ADSP-2181BST-133
Manufacturer:
AD
Quantity:
5 510
Part Number:
ADSP-2181BST-133
Manufacturer:
AD
Quantity:
648
Parameter
Interrupts and Flag
Timing Requirements:
t
t
Switching Characteristics:
t
t
NOTES
1
2
3
4
5
REV. D
If IRQx and FI inputs meet t
Edge-sensitive interrupts require pulsewidths greater than 10 ns; level-sensitive interrupts must be held low until serviced.
IRQx = IRQ0, IRQ1, IRQ2, IRQL0, IRQL1, IRQE.
PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7.
Flag outputs = PFx, FL0, FL1, FL2, Flag_out4.
IFS
IFH
FOH
FOD
the following cycle. (Refer to “Interrupt Controller Operation” in the Program Control chapter of the User’s Manual for further information on interrupt servicing.)
IRQx, FI, or PFx Setup before CLKOUT Low
IRQx, FI, or PFx Hold after CLKOUT High
Flag Output Hold after CLKOUT Low
Flag Output Delay from CLKOUT Low
IFS
and t
IFH
setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on
OUTPUTS
CLKOUT
FLAG
IRQx
PFx
FI
Figure 9. Interrupts and Flags
5
5
t
FOH
t
FOD
1, 2, 3, 4
–15–
1, 2, 3, 4
t
IFH
Min
0.25t
0.25t
0.5t
t
IFS
CK
CK
CK
– 7
+ 15
Max
0.5t
CK
+ 5
ADSP-2181
Unit
ns
ns
ns
ns

Related parts for ADSP-2181BST-133