IC APEX 20KE FPGA 100K 208-PQFP

 

EP20K100EQC208-3

Manufacturer Part NumberEP20K100EQC208-3
DescriptionIC APEX 20KE FPGA 100K 208-PQFP
ManufacturerAltera
SeriesAPEX-20K®
EP20K100EQC208-3 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EP20K100EQC208-3

Number Of Logic Elements/cells4160Number Of Labs/clbs416
Total Ram Bits53248Number Of I /o151
Number Of Gates263000Voltage - Supply1.71 V ~ 1.89 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case208-MQFP, 208-PQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-2092  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
Page 43/117

Download datasheet (693Kb)Embed
PrevNext
Figure 28. Column IOE Connection to the Interconnect
An LE or ESB can drive a
pin through a local
interconnect for faster
clock-to-output times.
Any LE or ESB can drive
a column pin through a
row, column, and MegaLAB
interconnect.
Row Interconnect
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 28
shows how a column IOE connects to the interconnect.
Each IOE can drive column interconnect. In APEX 20KE devices,
IOEs can also drive FastRow interconnect. Each IOE data
and OE signal is driven by local interconnect.
IOE
LAB
MegaLAB Interconnect
Dedicated Fast I/O Pins
APEX 20KE devices incorporate an enhancement to support bidirectional
pins with high internal fanout such as PCI control signals. These pins are
called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and
replace dedicated inputs. These pins can be used for fast clock, clear, or
high fanout logic signal distribution. They also can drive out. The
Dedicated Fast I/O pin data output and tri-state control are driven by
local interconnect from the adjacent MegaLAB for high speed.
IOE
Column Interconnect
43