EP20K100EQC208-3 | |
|---|---|
| Manufacturer Part Number | EP20K100EQC208-3 |
| Description | IC APEX 20KE FPGA 100K 208-PQFP |
| Manufacturer | Altera |
| Series | APEX-20K® |
| EP20K100EQC208-3 datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of EP20K100EQC208-3 | |||
|---|---|---|---|
| Number Of Logic Elements/cells | 4160 | Number Of Labs/clbs | 416 |
| Total Ram Bits | 53248 | Number Of I /o | 151 |
| Number Of Gates | 263000 | Voltage - Supply | 1.71 V ~ 1.89 V |
| Mounting Type | Surface Mount | Operating Temperature | 0°C ~ 85°C |
| Package / Case | 208-MQFP, 208-PQFP | Lead Free Status / RoHS Status | Contains lead / RoHS non-compliant |
| Other names | 544-2092 | ||
PrevNext
Figure 28. Column IOE Connection to the Interconnect
An LE or ESB can drive a
pin through a local
interconnect for faster
clock-to-output times.
Any LE or ESB can drive
a column pin through a
row, column, and MegaLAB
interconnect.
Row Interconnect
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 28
shows how a column IOE connects to the interconnect.
Each IOE can drive column interconnect. In APEX 20KE devices,
IOEs can also drive FastRow interconnect. Each IOE data
and OE signal is driven by local interconnect.
IOE
LAB
MegaLAB Interconnect
Dedicated Fast I/O Pins
APEX 20KE devices incorporate an enhancement to support bidirectional
pins with high internal fanout such as PCI control signals. These pins are
called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and
replace dedicated inputs. These pins can be used for fast clock, clear, or
high fanout logic signal distribution. They also can drive out. The
Dedicated Fast I/O pin data output and tri-state control are driven by
local interconnect from the adjacent MegaLAB for high speed.
IOE
Column Interconnect
43
Related parts for EP20K100EQC208-3 | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
QFP-208 | Altera Corporation |
|
|
|
QFP-208 | Altera Corporation |
|
|
|
Altera Corporation |
|
|
|
|
QFP | Altera Corporation |
|
|
|
QFP-240 | Altera Corporation |
|
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
IC APEX 20KE FPGA 100K 240-PQFP | Altera |
|
|
|
IC APEX 20KE FPGA 100K 240-PQFP | Altera |
|
|
|
IC APEX 20KE FPGA 100K 208-PQFP | Altera |
|
|
|
IC APEX 20KE FPGA 100K 240-PQFP | Altera |
|

