EP1S10F780I6N Altera, EP1S10F780I6N Datasheet - Page 627

• Manufacturer Part Number: EP1S10F780I6N
• Description: IC STRATIX FPGA 10K LE 780-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S10F780I6N

• Number Of Logic Elements/cells: 10570
• Number Of Labs/clbs: 1057
• Total Ram Bits: 920448
• Number Of I /o: 426
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Figure 7–28. Block Diagram on Implementation of 3
Altera Corporation
September 2004
Implementing High Performance DSP Functions in Stratix & Stratix GX Devices
RAM blocks. The 9-bit signed filter coefficients feed directly into the filter
block. As the data is shifted out from the RAM blocks, the multiplexer
block checks for edge pixels and uses the free boundary condition.
Figure 7–28
The 3
parallel using two DSP blocks. One DSP block can implement eight of
these multipliers. The second DSP block implements the ninth multiplier.
The first DSP block is in the four-multipliers adder mode, and the second
is in simple multiplier mode. In addition to the two DSP blocks, an
external adder is required to sum the output of all nine multipliers.
Figure 7–29
3 filter block implements the nine multiply-add operations in
shows a top-level diagram of the design.
shows this implementation.
3 Convolutional Filter for an 8
Stratix Device Handbook, Volume 2
8 Pixel Input Image
7–49