EP1SGX40DF1020C6N Altera, EP1SGX40DF1020C6N Datasheet - Page 239

• Manufacturer Part Number: EP1SGX40DF1020C6N
• Description: IC STRATIX GX FPGA 40K 1020-FBGA
• Manufacturer: Altera
• Series: Stratix® GXr

Specifications of EP1SGX40DF1020C6N

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 624
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1020-FBGA
• Family Name: Stratix GX
• Number Of Logic Blocks/elements: 41250
• # I/os (max): 624
• Frequency (max): 5GHz
• Process Technology: SRAM
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 41250
• Ram Bits: 3423744
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1020
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Altera Corporation
June 2006
Notes to
(1)
(2)
t
t
t
t
t
t
t
t
t
t
INSU
INH
OUTCO
INSUPLL
INHPLL
OUTCOPLL
INSU
INH
OUTCO
INSUPLL
Table 6–52. Stratix GX Regional Clock External I/O Timing Parameters
Table 6–53. Stratix GX Global Clock External I/O Timing Parameters (Part 1 of 2)
Symbol
Symbol
These timing parameters are sample-tested only.
These timing parameters are for column IOE pins. Row IOE pins are 100- to 250-ps slower depending on device,
speed grade, and the specific parameter in question. You should use the Quartus II software to verify the external
timing for any pin.
Table
6–52:
Setup time for input or bidirectional pin using column IOE
input register with regional clock fed by
Hold time for input or bidirectional pin using column IOE
input register with regional clock fed by
Clock-to-output delay output or bidirectional pin using
column IOE output register with regional clock fed by
pin
Setup time for input or bidirectional pin using column IOE
input register with regional clock fed by Enhanced PLL with
default phase setting
Hold time for input or bidirectional pin using column IOE
input register with regional clock fed by Enhanced PLL with
default phase setting
Clock-to-output delay output or bidirectional pin using
column IOE output register with regional clock Enhanced
PLL with default phase setting
Setup time for input or bidirectional pin using column IOE
input register with global clock fed by
Hold time for input or bidirectional pin using column IOE
input register with global clock fed by
Clock-to-output delay output or bidirectional pin using
column IOE output register with global clock fed by
Setup time for input or bidirectional pin using column IOE
input register with global clock fed by Enhanced PLL with
default phase setting
Table 6–52
regional clock networks.
Table 6–53
clock networks.
Parameter
Parameter
shows the external I/O timing parameters when using global
shows the external I/O timing parameters when using
CLK
CLK
CLK
CLK
pin
pin
pin
pin
CLK
Stratix GX Device Handbook, Volume 1
CLK
pin
DC & Switching Characteristics
C
C
C
Notes
L O A D
L O A D
L O A D
(1),
= 10 pF
= 10 pF
= 10 pF
Conditions
Conditions
(2)
Notes
(1),
(2)
6–37