EP1S60F1020C6 Altera, EP1S60F1020C6 Datasheet - Page 138

no-image

EP1S60F1020C6

Manufacturer Part Number
EP1S60F1020C6
Description
IC STRATIX FPGA 60K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S60F1020C6

Number Of Logic Elements/cells
57120
Number Of Labs/clbs
5712
Total Ram Bits
5215104
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1433
EP1S60F1020C6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S60F1020C6
Manufacturer:
ALTERA
Quantity:
745
Part Number:
EP1S60F1020C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S60F1020C6
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S60F1020C6
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S60F1020C6
Manufacturer:
ALTERA
0
Part Number:
EP1S60F1020C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S60F1020C6/C7
Manufacturer:
ALTERA
0
Part Number:
EP1S60F1020C6N
Manufacturer:
ALTERA
Quantity:
1 238
Part Number:
EP1S60F1020C6N
Manufacturer:
ALTERA
Quantity:
94
Part Number:
EP1S60F1020C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
I/O Structure
2–124
Stratix Device Handbook, Volume 1
f
For more information on I/O standards supported by Stratix devices, see
the Selectable I/O Standards in Stratix & Stratix GX Devices chapter of the
Stratix Device Handbook, Volume 2.
Stratix devices contain eight I/O banks in addition to the four enhanced
PLL external clock out banks, as shown in
banks on the right and left of the device contain circuitry to support high-
speed differential I/O for LVDS, LVPECL, 3.3-V PCML, and
HyperTransport inputs and outputs. These banks support all I/O
standards listed in
SSTL-18 Class II, and HSTL Class II outputs. The top and bottom I/O
banks support all single-ended I/O standards. Additionally, Stratix
devices support four enhanced PLL external clock output banks,
allowing clock output capabilities such as differential support for SSTL
and HSTL.
Table 2–32
Table 2–31
shows I/O standard support for each I/O bank.
except PCI I/O pins or PCI-X 1.0, GTL,
Figure
2–70. The four I/O
Altera Corporation
July 2005

Related parts for EP1S60F1020C6