ICS1893Y-10 IDT, Integrated Device Technology Inc, ICS1893Y-10 Datasheet - Page 146

PHYCEIVER LOW PWR 3.3V 64-TQFP

ICS1893Y-10

Manufacturer Part Number
ICS1893Y-10
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Datasheets

Specifications of ICS1893Y-10

Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Not Compliant
Other names
1893Y-10
800-1934-5
ICS1893Y-10

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS1893Y-10
Manufacturer:
ICS
Quantity:
10 201
Part Number:
ICS1893Y-10
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893Y-10
Manufacturer:
ICS
Quantity:
1 000
Part Number:
ICS1893Y-10
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS1893Y-10
Quantity:
80
Part Number:
ICS1893Y-10LF
Manufacturer:
ICS
Quantity:
5 978
Part Number:
ICS1893Y-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893Y-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893Y-10T
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
9.5.22 Auto-Negotiation Fast Link Pulse Timing
ICS1893Y-10 Rev F 1/20/04
Differential
Twisted Pair
Transmit Signal
Differential
Twisted Pair
Transmit Signal
Table 9-29
periods consist of timings of signals on the following pins:
Figure 9-23
TP_TXN.
Table 9-29. Auto-Negotiation Fast Link Pulse Timing
Figure 9-23. Auto-Negotiation Fast Link Pulse Timing Diagram
Period
Time
TP_TXP
TP_TXN
ICS1893Y-10 - Release
t1
t2
t3
t4
t5
t6
Clock/Data Pulse Width
Clock Pulse-to-Data Pulse Timing
Clock Pulse-to-Clock Pulse Timing
Fast Link Pulse Burst Width
Fast Link Pulse Burst to Fast Link Pulse Burst
Number of Clock/Data Pulses in a Burst
lists the significant time periods for the ICS1893Y-10 Auto-Negotiation Fast Link Pulse. The time
shows the timing diagram for one pair of these differential signals, for example TP_TXP minus
FLP Burst
Clock
Pulse
t1
t4
Parameter
Copyright © 2004, Integrated Circuit Systems, Inc.
t2
All rights reserved.
t5
146
Data
Pulse
t1
Conditions
t3
Chapter 9 DC and AC Operating Conditions
FLP Burst
Min.
110
55
10
15
Typ.
125
90
60
15
20
5
Clock
Pulse
Max.
140
70
25
30
January, 2004
pulses
Units
ms
ms
ns
µ s
µ s

Related parts for ICS1893Y-10