PCA9673DK,118 NXP Semiconductors, PCA9673DK,118 Datasheet - Page 15

• Manufacturer Part Number: PCA9673DK,118
• Description: IC I/O EXPANDER I2C 16B 24QSOP
• Manufacturer: NXP Semiconductors

Specifications of PCA9673DK,118

• Package / Case: 24-QSOP
• Interface: I²C
• Number Of I /o: 16
• Interrupt Output: Yes
• Frequency - Clock: 1MHz
• Voltage - Supply: 2.3 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Includes: POR
• Logic Family: PCA9673
• Number Of Lines (input / Output): 16.0 / 16.0
• Operating Supply Voltage: 2.3 V to 5.5 V
• Power Dissipation: 600 mW
• Operating Temperature Range: - 40 C to + 85 C
• Input Voltage: 5.5 V
• Logic Type: I/O Expander
• Maximum Clock Frequency: 1 MHz
• Mounting Style: SMD/SMT
• Number Of Input Lines: 16.0
• Number Of Output Lines: 16.0
• Output Current: 50 mA
• Output Voltage: 5.5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 568-4198-2; 935283557118; PCA9673DK-T

NXP Semiconductors
9. Characteristics of the I
PCA9673_1
Product data sheet
9.1.1 START and STOP conditions
9.1 Bit transfer
9.2 System configuration
The I
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as control signals (see
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line while the clock is HIGH is defined as the START condition (S). A
LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P) (see
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see
Fig 20. Bit transfer
Fig 21. Definition of START and STOP conditions
2
C-bus is for 2-way, 2-line communication between different ICs or modules. The two
SDA
SCL
START condition
Remote 16-bit I/O expander for Fm+ I
2
SDA
SCL
Figure
C-bus
S
Rev. 01 — 1 February 2007
21.)
Figure
data valid
data line
stable;
22).
Figure
allowed
change
of data
20).
2
C-bus with interrupt and reset
STOP condition
mba607
P
PCA9673
© NXP B.V. 2007. All rights reserved.
mba608
SDA
SCL
15 of 33