PI7C8140AMAE Pericom Semiconductor, PI7C8140AMAE Datasheet - Page 12

• Manufacturer Part Number: PI7C8140AMAE
• Description: IC PCI-PCI BRIDGE 2PORT 128-QFP
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8140AMAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 128-QFP
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3 V to 3.6 V
• Supply Current (max): 230 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

07-0067
1.2.2 SECONDARY BUS INTERFACE SIGNALS
Name
P_TRDY#
P_DEVSEL#
P_STOP#
P_IDSEL
P_PERR#
P_SERR#
P_REQ#
P_GNT#
P_RST#
Name
S_AD[31:0]
S_CBE#[3:0]
Pin Number
17
4
21
22
Pin Number
88, 87, 85, 83, 82, 81,
80, 79, 78, 77, 63, 62,
61, 60, 59, 57, 56, 55,
53, 52, 51, 50, 48, 47,
46, 45
18
19
119
118
116
95, 94, 92, 91, 90, 89,
86, 76, 66, 54
Type
Type
STS
STS
STS
OD
TS
TS
TS
Page 12 of 82
I
I
I
I
Description
Primary TRDY (Active LOW). Driven by the target of a
transaction to indicate its ability to complete current data phase
on the primary side. Once asserted in a data phase, it is not de-
asserted until the end of the data phase. Before tri-stated, it is
driven to a de-asserted state for one cycle.
Primary Device Select (Active LOW). Asserted by the target
indicating that the device is accepting the transaction. As a
master, PI7C8140A waits for the assertion of this signal within 5
cycles of P_FRAME# assertion; otherwise, terminate with
master abort. Before tri-stated, it is driven to a de-asserted state
for one cycle.
Primary STOP (Active LOW). Asserted by the target
indicating that the target is requesting the initiator to stop the
current transaction. Before tri-stated, it is driven to a de-asserted
state for one cycle.
Primary ID Select. Used as a chip select line for Type 0
configuration access to PI7C8140A configuration space.
Primary Parity Error (Active LOW). Asserted when a data
parity error is detected for data received on the primary interface.
Before being tri-stated, it is driven to a de-asserted state for one
cycle.
Primary System Error (Active LOW). Can be driven LOW by
any device to indicate a system error condition. PI7C8140A
drives this pin on:
This signal requires an external pull-up resistor for proper
operation.
Primary Request (Active LOW): This is asserted by
PI7C8140A to indicate that it wants to start a transaction on the
primary bus. PI7C8140A de-asserts this pin for at least 2 PCI
clock cycles before asserting it again.
Primary Grant (Active LOW): When asserted, PI7C8140A can
access the primary bus. During idle and P_GNT# asserted,
PI7C8140A will drive P_AD, P_CBE, and P_PAR to valid logic
levels.
Primary RESET (Active LOW): When P_RST# is active, all
PCI signals should be asynchronously tri-stated.
Description
Secondary Address/Data: Multiplexed address and data bus.
Address is indicated by S_FRAME# assertion. Write data is
stable and valid when S_IRDY# is asserted and read data is
stable and valid when S_TRDY# is asserted. Data is transferred
on rising clock edges when both S_IRDY# and S_TRDY# are
asserted. During bus idle, PI7C8140A drives S_AD to a valid
logic level when S_GNT# is asserted respectively.
Secondary Command/Byte Enables: Multiplexed command
field and byte enable field. During address phase, the initiator
drives the transaction type on these pins. The initiator then
drives the byte enables during data phases. During bus idle,
PI7C8140A drives S_CBE#[3:0] to a valid logic level when the
internal grant is asserted.
Address parity error
Posted write data parity error on target bus
Secondary S_SERR# asserted
Master abort during posted write transaction
Target abort during posted write transaction
Posted write transaction discarded
Delayed write request discarded
Delayed read request discarded
Delayed transaction master timeout
2-PORT PCI-TO-PCI BRIDGE
March 20, 2007 – Revision 1.01
PI7C8140A