DSPA56371AF150B Freescale Semiconductor, DSPA56371AF150B Datasheet - Page 2

no-image

DSPA56371AF150B

Manufacturer Part Number
DSPA56371AF150B
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of DSPA56371AF150B

Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
150MHz
Mips
150
Device Input Clock Speed
150MHz
Program Memory Size
192KB
Operating Supply Voltage (typ)
1.25/3.3V
Operating Supply Voltage (min)
1.2/3.14V
Operating Temp Range
-40C to 115C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
LQFP
Lead Free Status / Rohs Status
Compliant
DSP56371 Overview
the DSP56300 family of programmable CMOS DSPs. The DSP56371 is targeted to applications that
require digital audio compression/decompression, sound field processing, acoustic equalization and other
digital audio algorithms. Changes in core functionality specific to the DSP56371 are also described in this
manual. See
2.2
The DSP56371 uses the DSP56300 core, a high-performance, single clock cycle per instruction engine that
provides up to twice the performance of Motorola's popular DSP56000 core family while retaining code
compatibility with it.
2
2
PINIT/NMI
5
Interface
RESET
EXTAL
DSP56300 Core Description
SHI
erator
Clock
Gen-
Figure 1.
Bootstrap
Internal
Six Channel
Switch
Generation
DMA Unit
ROM
Data
Bus
DAX
Address
2
Unit
Triple
Timer
PLL
12
for the block diagram of the DSP56371.
Interface Interface
ESAI
Controller
Program
Interrupt
12
ESAI_1
Figure 1. DSP56371 Block Diagram
Expansion Area
11
Peripheral
DSP56371 Data Sheet, Rev. 4.1
GPIO
MODA/IRQA
MODB/IRQB
MODC/IRQC
MODD/IRQD
Controller
Program
Decode
EFCOP
Generator
Program
Address
Program
64K × 24
4K × 24
RAM
ROM
GDB
DDB
YDB
XDB
PDB
DSP56300
24-Bit
Core
DAB
24 × 24 + 56 → 56-bit MAC
XAB
Two 56-bit Accumulators
YAB
PAB
Memory Expansion Area
56-bit Barrel Shifter
36K × 24
32K × 24
Data ALU
X Data
RAM
ROM
32K × 24
48K × 24
Y Data
ROM
RAM
Freescale Semiconductor
OnCE™
Power
Mgmt.
JTAG
4

Related parts for DSPA56371AF150B