CN8237EBGB Mindspeed Technologies, CN8237EBGB Datasheet - Page 327

no-image

CN8237EBGB

Manufacturer Part Number
CN8237EBGB
Description
ATM SAR 622Mbps 3.3V ABR/CBR/GFR/UBR/VBR 456-Pin BGA
Manufacturer
Mindspeed Technologies
Datasheet

Specifications of CN8237EBGB

Package
456BGA
Traffic Class
ABR|CBR|GFR|UBR|VBR
Utopia Type
Level 1|Level 2
Host Interface
PCI
Maximum Data Rate
622 Mbps
Typical Operating Supply Voltage
3.3 V
Minimum Operating Supply Voltage
3.135 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CN8237EBGB
Manufacturer:
CONX
Quantity:
260
Part Number:
CN8237EBGB
Manufacturer:
CONEXANT
Quantity:
246
Part Number:
CN8237EBGB
Manufacturer:
MINDSPEED
Quantity:
20 000
Part Number:
CN8237EBGB/28237G-12
Manufacturer:
MINDSPEED
Quantity:
20 000
CN8237
ATM OC-12 ServiceSAR Plus with xBR Traffic Management
Table 14-6. PCI Command Register (0x04) (2 of 2)
Table 14-7. PCI Special Status Register (0x40) (1 of 2)
28237-DSH-001-C
NOTE(S):
(1)
(2)
23–16
5–3
Bit
Bit
31
30
29
28
27
26
25
24
6
2
1
0
May be loaded from EEPROM.
Should only be set after the PCI Base Address register has been set.
Field
Size
Field
Size
1
1
1
1
1
1
1
1
8
1
3
1
1
1
EN_SID_WR
MSTR_CTRL_SWAP
SLAVE_SWAP
SLAVE_DWORD
MSTR_DATA_DWORD
MSTR_CTRL_DWORD
Reserved
PCI_EMPTY_MODE
Memory Size Mask
PE_EN
Reserved
M_EN
MS_EN
(1) (2)
Name
(1)
(1) (2)
Name
(1)
(1)
(1)
(1)
Mindspeed Technologies
(1)
(1)
Enable SVID/SID Write. Default = 0.
Enable byte swapping on control words that the SAR writes. Default = low.
Enable byte swapping on control words of a slave write or read access.
Default = low.
Slave DWORD conversion.
Master Data DWORD conversion.
Master Control DWORD conversion.
NOTE(S):
Set to 0.
Fast Empty Flag mode. Logic low is default on reset.
An 8-bit mask which sets one of a range of values for the size of the PCI
address space. Default=0000000.
Parity Error detection and report enable.
Set to 0.
Master enable. M_EN must be asserted (that is, set to 1) before the
CN8237 can act as master on the PCI bus.
Memory Space enable. MS_EN must be asserted (that is, set to 1) before
the CN8237 address space (registers and memory) can be accessed
across the PCI interface.
I/O Space enable. (Not used.) Set to 0.
00000000 = 16 M
10000000 = 8 M
Set to 1 for normal operation.
Description
Description
14.7 PCI Bus Interface Registers
14.0 CN8237 Registers
14-37

Related parts for CN8237EBGB