SC16C850SVIBS,151 NXP Semiconductors, SC16C850SVIBS,151 Datasheet - Page 23

• Manufacturer Part Number: SC16C850SVIBS,151
• Description: IC UART SINGLE W/FIFO 32-HVQFN
• Manufacturer: NXP Semiconductors

Specifications of SC16C850SVIBS,151

• Features: Programmable
• Number Of Channels: 1, UART
• Fifo's: 128 Byte
• Protocol: RS485
• Voltage - Supply: 1.8V
• With Auto Flow Control: Yes
• With Irda Encoder/decoder: Yes
• With False Start Bit Detection: Yes
• With Modem Control: Yes
• With Cmos: Yes
• Mounting Type: Surface Mount
• Package / Case: 32-VFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 568-4707; 935286785151; SC16C850SVIBS-S

NXP Semiconductors
SC16C850SV
Product data sheet
7.4 Interrupt Status Register (ISR)
Table 11.
[1]
The SC16C850SV provides six levels of prioritized interrupts to minimize external
software interaction. The Interrupt Status Register (ISR) provides the user with six
interrupt status bits. Performing a read cycle on the ISR will provide the user with the
highest pending interrupt level to be serviced. No other interrupts are acknowledged until
the pending interrupt is serviced. A lower level interrupt may be seen after servicing the
higher level interrupt and re-reading the interrupt status bits.
shows the data values (bits 5:0) for the six prioritized interrupt levels and the interrupt
sources associated with each of these interrupt levels.
Table 12.
Table 13.
FCR[5]
0
0
1
1
Priority
level
1
2
2
3
4
5
6
Bit
7:6
5:4
3:1
When RXINTLVL or TXINTLVL or FLWCNTH or FLWCNTL contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL; see
Symbol
ISR[7:6]
ISR[5:4]
ISR[3:1]
ISR[5] ISR[4] ISR[3] ISR[2] ISR[1] ISR[0] Source of the interrupt
0
0
0
0
0
0
1
TX FIFO trigger levels
Interrupt source
Interrupt Status Register bits description
Single UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
FCR[4]
0
1
0
1
All information provided in this document is subject to legal disclaimers.
0
0
0
0
0
1
0
FIFOs enabled. These bits are set to a logic 0 when the FIFOs are not being
INT priority bits 4:3. These bits are enabled when EFR[4] is set to a logic 1.
INT priority bits 2:0. These bits indicate the source for a pending interrupt at
Description
used in the non-FIFO mode. They are set to a logic 1 when the FIFOs are
enabled in the SC16C850SV mode.
ISR[4] indicates that matching Xoff character(s) have been detected. ISR[5]
indicates that CTS, RTS have been generated. Note that once set to a
logic 1, the ISR[4] bit will stay a logic 1 until Xon character(s) are received.
interrupt priority levels 1, 2, and 3 (see
logic 0 or cleared = default condition
logic 0 or cleared = default condition
logic 0 or cleared = default condition
Rev. 2 — 22 March 2011
0
0
1
0
0
0
0
TX FIFO trigger level in 32-byte FIFO mode
16 bytes
8 bytes
24 bytes
30 bytes
1
1
1
0
0
0
0
1
0
0
1
0
0
0
0
0
0
0
0
0
0
Section 6.4 “FIFO
LSR (Receiver Line Status Register)
RXRDY (Received Data Ready)
RXRDY (Receive Data time-out)
TXRDY (Transmitter Holding
Register Empty)
MSR (Modem Status Register)
RXRDY (Received Xoff signal)/
Special character
CTS, RTS change of state
Table
Table 12 “Interrupt source”
12).
SC16C850SV
operation”.
[1]
© NXP B.V. 2011. All rights reserved.
23 of 48