PCA9541APW/01 NXP Semiconductors, PCA9541APW/01 Datasheet - Page 19

• Manufacturer Part Number: PCA9541APW/01
• Manufacturer: NXP Semiconductors

Specifications of PCA9541APW/01

• Lead Free Status / Rohs Status: Compliant

NXP Semiconductors
9. Characteristics of the I
PCA9541A_3
Product data sheet
9.1 Bit transfer
9.2 START and STOP conditions
The I
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as control signals (see
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line, while the clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the
STOP condition (P) (see
Fig 9.
Fig 10. Definition of START and STOP conditions
2
C-bus is for 2-way, 2-line communication between different ICs or modules. The two
SDA
SCL
Bit transfer
START condition
2
SDA
SCL
C-bus
S
Rev. 03 — 16 July 2009
Figure
2-to-1 I
10).
2
C-bus master selector with interrupt logic and reset
data valid
data line
stable;
Figure
allowed
change
of data
9).
STOP condition
PCA9541A
mba607
P
© NXP B.V. 2009. All rights reserved.
mba608
19 of 41