AT32UC3A4256 Atmel Corporation, AT32UC3A4256 Datasheet - Page 681

no-image

AT32UC3A4256

Manufacturer Part Number
AT32UC3A4256
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A4256

Flash (kbytes)
256 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A4256-C1UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4256-C1UT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4256S-C1UR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A4256S-U
Manufacturer:
ST
Quantity:
79
Part Number:
AT32UC3A4256S-U
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
• SPDCONF: Speed Configuration
• RMWKUP: Remote Wake-Up
• DETACH: Detach
• ADDEN: Address Enable
• UADD: USB Address
32072G–11/2011
This field contains the peripheral speed.
Writing a one to this bit will send an upstream resume to the host for a remote wake-up.
Writing a zero to this bit has no effect.
This bit is cleared when the USBB receive a USB reset or once the upstream resume has been sent.
Writing a one to this bit will physically detach the device (disconnect internal pull-up resistor from D+ and D-).
Writing a zero to this bit will reconnect the device.
Writing a one to this bit will activate the UADD field (USB address).
Writing a zero to this bit has no effect.
This bit is cleared when a USB reset is received.
This field contains the device address.
This field is cleared when a USB reset is received.
0
0
1
1
SPDCONF
0
1
0
1
Speed
Normal mode: the peripheral starts in full-speed mode and performs a high-speed reset to
switch to the high-speed mode if the host is high-speed capable.
reserved, do not use this configuration
reserved, do not use this configuration
Full-speed: the peripheral remains in full-speed mode whatever is the host speed capability.
681

Related parts for AT32UC3A4256