AD73360 Analog Devices, AD73360 Datasheet - Page 15
AD73360
Manufacturer Part Number
AD73360
Description
6-Channel AFE Processor for General Purpose Applications Including Industrial Power Metering or Multi-Channel Analog Inputs
Manufacturer
Analog Devices
Datasheet
1.AD73360.pdf
(35 pages)
Specifications of AD73360
Resolution (bits)
16bit
# Chan
6
Sample Rate
2.05MSPS
Interface
Ser
Analog Input Type
Diff-Uni,SE-Uni
Ain Range
1.6 V p-p,3.2 V p-p
Adc Architecture
Sigma-Delta
Pkg Type
QFP,SOIC
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD73360ALR
Manufacturer:
LT
Quantity:
200
Part Number:
AD73360AR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD73360AR/
Manufacturer:
Allegro
Quantity:
10 000
Part Number:
AD73360ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD73360ARZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD73360ASU
Manufacturer:
ADI
Quantity:
218
Part Number:
AD73360ASU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD73360ASUZ
Manufacturer:
ADI
Quantity:
219
Company:
Part Number:
AD73360ASUZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD73360ASUZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD73360LAR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
REV. A
CONTROL REGISTER A
CONTROL REGISTER B
CONTROL REGISTER C
Bit Name
0
1
2
3
4
5
6
7
Bit Name
0
1
2
3
4
5
6
7
Bit Name
0
1
2
3
4
5
6
7
RESET
5VEN
C E E
7
7
7
DATA/PGM
MM
Reserved
SLB
DC0
DC1
DC2
RESET
DR0
DR1
SCD0
SCD1
MCD0
MCD1
MCD2
CEE
GPU
Reserved
Reserved
Reserved
Reserved
PUREF
RU
5VEN
Table VIII. Control Register B Description
Table VII. Control Register A Description
Table IX. Control Register C Description
MCD2
DC2
RU
6
6
6
Description
Operating Mode (0 = Program; 1 = Data Mode)
Mixed Mode (0 = OFF; 1 = Enabled)
Must Be Programmed to Zero (0)
SPORT Loop-Back Mode (0 = OFF; 1 = Enabled)
Device Count (Bit 0)
Device Count (Bit 1)
Device Count (Bit 2)
Software Reset (0 = OFF; 1 = Initiates Reset)
Description
Decimation Rate (Bit 0)
Decimation Rate (Bit 1)
Serial Clock Divider (Bit 0)
Serial Clock Divider (Bit 1)
Master Clock Divider (Bit 0)
Master Clock Divider (Bit 1)
Master Clock Divider (Bit 2)
Control Echo Enable (0 = OFF; 1 = Enabled)
Description
Global Power-Up Device (0 = Power Down; 1 = Power Up)
Must Be Programmed to Zero (0)
Must Be Programmed to Zero (0)
Must Be Programmed to Zero (0)
Must Be Programmed to Zero (0)
REF Power (0 = Power Down; 1 = Power Up)
REFOUT Use (0 = Disable REFOUT; 1 = Enable REFOUT)
Enable 5 V Operating Mode (0 = Disable 5 V Mode;
1 = Enable 5 V Mode)
PUREF
MCD1
DC1
5
5
5
–15–
DC0
MCD0
4
4
4
–
SLB
SCD1
3
3
3
–
2
–
SCD0
2
2
–
MM
1
DR1
1
1
–
DATA/PGM
GPU
0
DR0
0
0
AD73360