LPC1820FET100 NXP Semiconductors, LPC1820FET100 Datasheet - Page 37

The LPC1820FET100 is a high-performance, cost-effective Cortex-M3 microcontroller featuring 168 kB of SRAM, and advanced peripherals including High Speed USB 2

LPC1820FET100

Manufacturer Part Number
LPC1820FET100
Description
The LPC1820FET100 is a high-performance, cost-effective Cortex-M3 microcontroller featuring 168 kB of SRAM, and advanced peripherals including High Speed USB 2
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1820FET100
Manufacturer:
Signetics
Quantity:
45
NXP Semiconductors
Table 3.
LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See
LPC1850_30_20_10
Preliminary data sheet
Symbol
P9_0
P9_1
P9_2
Pin description
T1
N6
N8
x
x
x
…continued
-
-
-
59
66
70
All information provided in this document is subject to legal disclaimers.
-
-
-
Rev. 3.1 — 15 December 2011
-
-
-
[3]
[3]
[3]
I; PU I/O GPIO4[12] — General purpose digital input/output
I; PU I/O GPIO4[13] — General purpose digital input/output
I; PU I/O GPIO4[14] — General purpose digital input/output
O
-
-
-
I
-
I/O SSP0_SSEL — Slave Select for SSP0.
O
-
-
I/O I2S0_TX_WS — Transmit Word Select. It is driven by
I
-
I/O SSP0_MISO — Master In Slave Out for SSP0.
O
-
-
I/O I2S0_TX_SDA — I
I
-
I/O SSP0_MOSI — Master Out Slave in for SSP0.
Description
pin.
MCABORT — Motor control PWM, LOW-active fast
abort.
R — Function reserved.
R — Function reserved.
R — Function reserved.
ENET_CRS — Ethernet Carrier Sense (MII
interface).
R — Function reserved.
pin.
MCOA2 — Motor control PWM channel 2, output A.
R — Function reserved.
R — Function reserved.
the master and received by the slave. Corresponds
to the signal WS in the I
ENET_RX_ER — Ethernet receive error (MII
interface).
R — Function reserved.
pin.
MCOB2 — Motor control PWM channel 2, output B.
R — Function reserved.
R — Function reserved.
transmitter and read by the receiver. Corresponds to
the signal SD in the I
ENET_RXD3 — Ethernet receive data 3 (MII
interface).
R — Function reserved.
Table
32-bit ARM Cortex-M3 microcontroller
LPC1850/30/20/10
2.
2
S transmit data. It is driven by the
2
S-bus specification.
2
S-bus specification.
© NXP B.V. 2011. All rights reserved.
37 of 157

Related parts for LPC1820FET100