ISL98001CQZ-210 Intersil, ISL98001CQZ-210 Datasheet - Page 7

IC TRPL VIDEO DIGITIZER 128-MQFP

ISL98001CQZ-210

Manufacturer Part Number
ISL98001CQZ-210
Description
IC TRPL VIDEO DIGITIZER 128-MQFP
Manufacturer
Intersil
Type
Video Digitizerr
Datasheet

Specifications of ISL98001CQZ-210

Applications
Digital TV, Displays, Digital KVM, Graphics Processing
Mounting Type
Surface Mount
Package / Case
128-MQFP, 128-PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL98001CQZ-210
Manufacturer:
ICSI
Quantity:
1 025
Part Number:
ISL98001CQZ-210
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
ISL98001CQZ-210
Manufacturer:
INTES
Quantity:
1 000
Part Number:
ISL98001CQZ-210
Manufacturer:
INTERSIL
Quantity:
20 000
R
R
P
S
/G
/G
DATACLK
HSYNC
Video In
P
S
DATACLK
/B
/B
Analog
HSYNC
HS
Video In
G
P
S
R
B
Analog
[7:0]
[7:0]
P
P
P
HS
OUT
[7:0]
[7:0]
[7:0]
IN
OUT
IN
P
0
P
1
P
7
0
The HSYNC edge (programmable leading or trailing) that the DPLL is locked to.
The sampling phase setting determines its relative position to the rest of the AFE’s output signals
P
FIGURE 4. 24-BIT 4:2:2 OUTPUT MODE (FOR YUV SIGNALS)
2
The HSYNC edge (programmable leading or trailing) that the DPLL is locked to.
The sampling phase setting determines its relative position to the rest of the AFE’s output signals
P
1
t
HSYNCin-to-HSout
P
t
HSYNCin-to-HSout
3
P
2
8.5 DATACLK Pipeline Latency
= 7.5ns + (PHASE/64 +10.5)*t
FIGURE 5. 48-BIT OUTPUT MODE
P
4
P
= 7.5ns + (PHASE/64 +8.5)*t
3
ISL98001
P
5
P
4
P
6
Width and Polarity
P
Programmable
5
PIXEL
Width and Polarity
P
Programmable
7
PIXEL
P
6
P
8
P
7
P
9
P
8
G
B
0
0
P
(U
(Y
10
o
o
P
)
)
9
G
R
1
1
P
(Y
(V
11
D
D
P
1
1
)
)
0
1
10
G
B
2
P
2
September 21, 2010
(U
12
(Y
P
2
2
)
)
11
D
D
2
3
FN6148.5
P
12

Related parts for ISL98001CQZ-210