A45L9332AE-6 AMIC Technology, Corp., A45L9332AE-6 Datasheet
A45L9332AE-6
Related parts for A45L9332AE-6
A45L9332AE-6 Summary of contents
Page 1
Preliminary Document Title 256K X 32Bit X 2 Banks Synchronous Graphic RAM Revision History Rev. No. History 0.0 Initial issue 0.1 Update AC and DC data specification PRELIMINARY (October, 2001, Version 0.1) 256K X 32 Bit X 2 Banks Synchronous ...
Page 2
Preliminary Features n JEDEC standard 3.3V power supply n LVTTL compatible with multiplexed address n Dual banks / Pulse RAS n MRS cycle with address key programs - CAS Latency (2,3) - Burst Length (1,2,4,8 & full page) - Burst ...
Page 3
... VSSQ VDDQ 22 DQM 23 0 DQM CAS RAS BA(A10 PRELIMINARY (October, 2001, Version 0.1) A45L9332AE A45L9332AF 2 A45L9332A Series VDDQ VSSQ VDDQ VSSQ 70 DQ ...
Page 4
Block Diagram DQMi BLOCK WRITE CONTROL LOGIC CLK CKE COLUMN MASK CS RAS CAS WE DSF DQMi SERIAL COUNTER PRELIMINARY (October, 2001, Version 0.1) WRITE CONTROL MUX LOGIC 256K x 32 256K x 32 CELL ARRAY ROW DECORDER BANK SELECTION ...
Page 5
Pin Descriptions Symbol Name CLK System Clock Chip Select CS CKE Clock Enable A0~A9 Address A10(BA) Bank Select Address Row Address Strobe RAS Column Address Strobe CAS Write Enable WE DQMi Data Input/Output Mask DQi Data Input/Output DSF Define Special ...
Page 6
Absolute Maximum Ratings* Voltage on any pin relative to VSS (Vin, Vout ) . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
DC Electrical Characteristics (Recommended operating condition unless otherwise noted, T Symbol Parameter Operating Current I cc1 (One Bank Active Precharge Standby cc2 Current in power down mode cc2 I N CC2 Precharge Standby Current in non ...
Page 8
AC Operating Test Conditions (VDD = 3.3V 0.3V + Parameter AC input levels Input timing measurement reference level Input rise and all time (See note3) Output timing measurement reference level Output load condition ...
Page 9
AC Characteristics (continued) (AC operating conditions unless otherwise noted) Symbol Parameter t CLK low pulse width CL t Input setup time SS t Input hold time SH t CLK to output in Low-Z SLZ CLK to output t SHZ In ...
Page 10
Operating AC Parameter (AC operating conditions unless otherwise noted) Symbol Parameter t Row active to row active delay RRD(min) t RCD(min) CAS RAS to delay t Row precharge time RP(min) t RAS(min) Row active time t RAS(max) t Row cycle ...
Page 11
Simplified Truth Table Command Register Mode Register Set Special Mode Register Set Refresh Auto Refresh Entry Self Refresh Exit Bank Active Write Per Bite Disable & Row Addr. Write Per Bit Enable Read & Auto Precharge Disable Column Addr. Auto ...
Page 12
Simplified Truth Table 4. A10 : Bank select address. If “Low” at read, (block) write, Row active and precharge, bank A is selected. If “High” at read, (block) write, Row active and precharge, bank B is selected ...
Page 13
Mode Register Filed Table to Program Modes Register Programmed with MRS Address A10 A9 Function RFU W.B.L (Note 1) (Note 2) Test Mode A8 A7 Type 0 0 Mode Register Set 0 1 Vendor Use 1 0 Only 1 1 ...
Page 14
Burst Sequence (Burst Length = 4) Initial address Burst Sequence (Burst Length = 8) Initial address ...
Page 15
Device Operations Clock (CLK) The clock input is used as the reference for all SGRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between VIL and VIH. During operation ...
Page 16
Device Operations (continued) Bank Activate The bank activate command is used to select a random row in an idle bank. By asserting low on RAS and desired row and bank addresses, a row access is initiated. The read or write ...
Page 17
Device Operations (continued) command is asserted. The maximum time any bank can be active is specified by t (max). Therefore, each bank has RAS to be precharged within t (max) from the bank activate RAS command. At the end of ...
Page 18
Device Operations (continued) Write Per Bit Write per bit (i.e. I/O mask mode) for SGRAM is a function that selectively masks bits of data being written to the devices. The mask is stored in an internal register and applied to ...
Page 19
Summary of 2M Byte SGRAM Basic Features and Benefits Features 256K SGRAM Interface Synchronous Bank Page Depth / 1 Row Total Page Depth Burst Length (Read) 1,2,4,8 Full Page 1,2,4,8 Full Page Burst Length (Write) Burst ...
Page 20
DQM Operation 1) Write Mask (BL=4) CLK CMD WR DQMi Masked by CKE DQ(CL2 DQ(CL3 DQM to Data-in Mask = 0CLK 2) Read Mask (BL=4) CLK RD CMD CKE DQM Q0 DQ(CL2) DQ(CL3) ...
Page 21
CAS Interrupt (I) 1) Read intreupted by Read (BL=4) CKL CMD RD RD ADD A B DQ(CL2) QA0 DQ(CL3) t CCD Note2 2) Write interrupted by (Block) Write (BL =2) CKL WR WR CMD t CCD Note2 ADD A ...
Page 22
CAS Interrupt (II) : Read Interrupted Write & DQM (1) CL=2, BL=4 CLK i) CMD RD DQM DQ ii) CMD RD DQM DQ RD iii) CMD DQM DQ iv) CMD RD DQM DQ (2) CL=3, BL=4 CLK i) CMD ...
Page 23
Write Interrupted by Precharge & DQM CLK CMD WR DQM Note : 1. To inhibit invalid write, DQM should be issued. 2. This precharge command and burst write command should be of the same bank, otherwise ...
Page 24
Burst Stop & Precharge Interrupt 1) Write Interrupted by Precharge (BL=4) CLK CMD WR DQM Read Interrupted by Precharge (BL=4) CLK CMD RD DQ(CL2) DQ(CL3) 9. MRS & SMRS 2) Mode Register Set CLK Note ...
Page 25
Clock Suspend Exit & Power Down Exit 1) Clock Suspend (=Active Power Down) Exit CLK CKE Internal Note 1 CLK CMD 11. Auto Refresh & Self Refresh Note 3 1) Auto Refresh CLK Note 4 CKE PRE Internal CLK ...
Page 26
About Burst Type Control Sequential counting Basic MODE Interleave counting Pseudo- Decrement Sequential Counting Pseudo- MODE Pseudo-Binary Counting Random Random column Access MODE CLK CCD 13. About Burst Length Control 1 2 Basic MODE 4 8 ...
Page 27
Mask Functions 1) Normal Write I/O masking : By Mask at Write per Bit Mode, the selected bit planes keep the original data. If bit plane 0,3,7,9,15,22,24, and 31 keep the original value. i) STEP SMRS (LMR) : Load ...
Page 28
Pixel and I/O masking : By Mask at Write Per Bit Mode, the selected bit planes keep the original data. By Pixel Data issued through DQ pin, the selected pixels keep the original data. See PIXEL TO DQ MAPPING ...
Page 29
Power On Sequence & Auto Refresh CLOCK CKE High level is necessary RAS CAS ADDR DSF DQM High level is necessary High-Z DQ Precharge Auto ...
Page 30
Single Bit Read-Write-Read Cycles (Same Page) @CAS Latency=3, Burst Length CLOCK CKE *Note RCD t SH RAS CAS ...
Page 31
Note : 1. All inputs can be don’t care when CS is high at the CLK high going edge. 2. Bank active & read/write are controlled by A10. A10 Enable and disable auto precharge function are ...
Page 32
Read & Write Cycle at Same Bank @Burst Length CLOCK CKE CS t RCD RAS CAS ADDR Ra Ca0 A10 DSF DQM DQ ( RAC t *Note 3 SAC ...
Page 33
Page Read & Write Cycle at Same Bank @Burst Length CLOCK CKE CS t RCD RAS CAS ADDR Ra Ca0 A10 DSF DQM DQ (CL=2) DQ (CL=3) Row Active Read (A-Bank) (A-Bank) ...
Page 34
Block Write Cycle (with Auto Precharge CLOCK CKE CS RAS CAS *Note 2 ADDR RAa CAa A10 RAa A9 WE DSF t BWC DQM *Note 1 Pixel DQ Mask Masked Row Active with Block Write ...
Page 35
SMRS and Block/Normal Write @ Burst Length CLOCK CKE CS RAS CAS RAa A0-2 RAa A3,4,7,8 A5 RAa RAa A6 A9 RAa A10 WE DSF DQM I/O DQ Color Mask Load Color Load Color Register ...
Page 36
Page Read Cycle at Different Bank @Burst Length = CLOCK CKE *Note 1 CS RAS CAS RAa CAa ADDR A10 RAa A9 WE DSF DQM DQ (CL=2) DQ (CL=3) Row Active Row Active (B-Bank) ...
Page 37
Page Write Cycle at Different Bank @Burst Length CLOCK CKE CS RAS CAS RAa Key CAa ADDR A10 A9 RAa WE DSF DQM Mask DAa0 DAa1 DAa2 DAa3 DQ Row Active Load Mask (B-Bank) Register ...
Page 38
Read & Write Cycle at Different Bank @Burst Length CLOCK CKE CS RAS CAS RAa CAa ADDR A10 A9 RAa WE DSF DQM DQ (CL=2) DQ (CL=3) Row Active Read (A-Bank) (A-Bank) * Note : ...
Page 39
Read & Write Cycle with Auto Precharge I @Burst Length CLOCK CKE CS RAS CAS RAa RBb ADDR A10 RAa RBb A9 WE DSF DQMi DQ (CL=2) DQ (CL=3) Row Active Read with (A-Bank) Auto ...
Page 40
Read & Write Cycle with Auto Precharge II @Burst Length CLOCK CKE CS RAS CAS Ra Rb ADDR A10 DSF DQM DQ (CL=2) DQ (CL=3) Row Active Read with (A-Bank) Auto ...
Page 41
Read & Write Cycle with Auto Precharge III @Burst Length CLOCK CKE CS RAS CAS Ra ADDR A10 DSF DQM DQ (CL=2) DQ (CL=3) Row Active Read with (A-Bank) Auto Preharge (A-Bank) ...
Page 42
Read Interrupted by Precharge Command & Read Burst Stop Cycle (@Full Page Only CLOCK CKE CS RAS CAS RAa CAa ADDR A10 * Note 1 A9 RAa WE DSF DQM DQ (CL=2) DQ (CL=3) Read ...
Page 43
Write Interrupted by Precharge Command & Write Burst Stop Cycle (@ Full Page Only CLOCK CKE CS RAS CAS RAa CAa ADDR A10 * Note 1 A9 RAa WE DSF DQM DQ DAa0 Write Row ...
Page 44
Burst Read Single Bit Write Cycle @Burst Length=2, BRSW CLOCK CKE CS RAS CAS RAa CAa ADDR A10 A9 RAa WE DSF DQM DQ DAa0 (CL=2) DQ DAa0 (CL=3) Row Active Row Active (A-Bank) Write ...
Page 45
Clock Suspension & DQM Operation Cycle @CAS Latency = 2, Burst Length CLOCK CKE CS RAS CAS Ra Ca ADDR A10 DSF DQM DQ Row Active Read Suspension * Note : 1. ...
Page 46
Active/Precharge Power Down Mode @CAS Lantency=2, Burst Length CLOCK t SS CKE * Note 1 *Note 3 CS RAS CAS ADDR A10 A9 WE DSF DQM DQ Precharge Power-down Entry * Note : 1. All ...
Page 47
Self Refresh Entry & Exit Cycle CLOCK * Note 2 CKE * Note RAS * Note 7 CAS ADDR A10 A9 WE DSF DQM DQ Hi-Z Self Refresh Entry * Note ...
Page 48
Mode Register Set Cycle CLOCK CKE High *Note 2 CS RAS * Note 1 CAS * Note 3 Key Ra ADDR WE DSF DQM DQ Hi-Z MRS New Command * Both banks precharge should be ...
Page 49
Function Truth Table (Table 1) Current CS RAS CAS State IDLE ...
Page 50
Function Truth Table (Table 1, Continued) Current CS RAS CAS State Write ...
Page 51
Function Truth Table (Table 1, Continued) Current CS RAS CAS State Block Write Recovering ...
Page 52
Function Truth Table for CKE (Table 2) Current CKE CKE CS State n Self Refresh ...
Page 53
... Ordering Information Part No. Cycle Time (ns) A45L9332AF-6 A45L9332AE-6 A45L9332AF-7 A45L9332AE-7 A45L9332AF-8 A45L9332AE-8 * QFP (Height = 3.0mm Max) LQFP (Height = 1.4mm Max) PRELIMINARY (October, 2001, Version 0.1) Clock Frequency (MHz) 6 166 6 166 7 143 7 143 8 125 8 125 52 A45L9332A Series Access Time Package 5 100 QFP 5 100 LQFP 6 ...
Page 54
Package Information QFP 100L Outline Dimensions 81 100 Symbol H Notes: 1. Dimensions D and E do not include mold protrusion. 2. Dimensions b does not include dambar protrusion. Total in excess of the b dimension at maximum material condition. ...
Page 55
Package Information LQFP 100L Outline Dimensions 81 100 Symbol Notes: 1. Dimensions D and E do not include mold protrusion. 2. Dimensions b does not include dambar protrusion. ...