A45L9332AE-6 AMIC Technology, Corp., A45L9332AE-6 Datasheet - Page 21

no-image

A45L9332AE-6

Manufacturer Part Number
A45L9332AE-6
Description
256K x 32 Bit x 2 Banks Synchronous Graphic RAM
Manufacturer
AMIC Technology, Corp.
Datasheet
3. CAS Interrupt (I)
Note : 1. By “Interrupt”, It is possible to stop burst read/write by external command before the end of burst.
PRELIMINARY
DQ(CL2)
DQ(CL3)
2. t
3. tCDL : Last data in to new column address delay. ( = 1CLK).
4. Pixel : Pixel mask.
5. t
CMD
CMD
ADD
ADD
CMD
CKL
CKL
ADD
CKL
DQ
DQ
By “
CCD
BWC
2) Block Write to Block Write
:
CAS
: Block write minimum cycle time.
1) Read intreupted by Read (BL=4)
CAS
2) Write interrupted by (Block) Write (BL =2)
Pixel Pixel
DA0
BW
RD
WR
Interrupt”, to stop burst read/write by
(October, 2001, Version 0.1)
A
A
A
to
Note2
Note3
Note5
t
t
t
t
CCD
CCD
BWC
CDL
CAS
DB0
BW
WR
RD
B
B
B
Note2
Note4
delay. (=1CLK)
QA0
DB1
QB0
QA0
DC0
QB1 QB2
QB0 QB1
WR
C
Note 1
t
Note3
t
CCD
CDL
Pixel
BW
D
Note2
Note4
CAS
QB3
QB2 QB3
20
access; read, write and block write.
DQ(CL2)
DQ(CL3)
3) Write interrupted by Read (BL =2)
WR
DA0
DA0
A
Note3
t
t
CCD
CDL
RD
B
Note2
AMIC Technology, Inc.
A45L9332A Series
QB0
Pixel
QB0
QB1

Related parts for A45L9332AE-6