CD22103AD

Manufacturer Part NumberCD22103AD
DescriptionCMOS HDB3 High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications
ManufacturerIntersil Corporation
CD22103AD datasheet
 
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
Page 1/7

Download datasheet (51Kb)Embed
Next
Data Sheet
CMOS HDB3 (High Density Bipolar 3)
Transcoder for 2.048/8.448Mb/s
Transmission Applications
The CD22103A is an LSI SOS integrated circuit which
performs the HDB3 transmission coding and reception
decoding functions with error detection. It is used in
2.048Mb/s and 8.448Mb/s transmission applications. The
CD22103A performs HDB3 coding and decoding for data
rates from 50Kb/s to 10Mb/s in a manner consistent with
CCITT G703 recommendations.
HDB3 transmission coding/reception decoding with code
error detection is performed in independent coder and
decoder sections. All transmitter and receiver inputs/outputs
are TTL compatible.
The HDB3 transmitter coder codes an NRZ binary unipolar
input signal (NRZ-IN) and a synchronous transmission clock
(CTX) into two HDB3 binary unipolar RZ output signals
(+HDB3 OUT, -HDB3 OUT). The TTL compatible output
signals +HDB3 OUT, -HDB3 OUT are externally mixed to
generate ternary bipolar HDB3 signals for driving
transmission lines.
The receiver decoder converts binary unipolar inputs
(+HDB3 IN, -HDB3 IN), which were externally split from
ternary bipolar HDB3 signals, and a synchronous clock
signal (CRX) into binary unipolar NRZ signals (NRZ-OUT).
The CD22103A operates with a 5V 10% power supply
voltage over the full military temperature range at data rates
from 50Kb/s up to 10Mb/s.
Block Diagram
HDB3/AMI
CTX
TRANSMITTER
CODER
NRZ-IN
ENCODER
IN
LTE
+HDB3 IN
-HDB3 IN
CRX
REQUIRES CLOCK
DECODER
RECOVERY CIRCUIT
RAIS
68
Features
• HDB3 Coding and Decoding for Data Rates from 50Kb/s
to 10Mb/s in a Manner Consistent with CCITT G703
Recommendations
• HDB3/AMI Transmission Coding/Reception Decoding with
Code Error Detection is Performed in Independent Coder
and Decoder Sections
• All Transmitter and Receiver Inputs/Outputs are TTL
Compatible
• Internal Loop Test Capability
• Pin and Functionally Compatible with Type MJ1471
Ordering Information
PART
NUMBER
CD22103AD
CD22103AE
Pinout
+HDB3 OUT
-HDB3 OUT
CKR
RECEIVER
NRZ-OUT
DECODER
ERROR
ERR
DETECT
AIS
AIS
DETECT
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
CD22103A
January 1997
File Number 1310.3
TEMP. RANGE
o
(
C)
PACKAGE
-55 to 125
16 Ld SBDIP
D16.3
-40 to 85
16 Ld PDIP
E16.3
CD22103A (PDIP, SBDIP)
TOP VIEW
V
NRZ-IN
1
16
DD
2
15
+HDB3 OUT
CTX
3
14
-HDB3 OUT
HDB3/AMI
4
13
+HDB3 IN
NRZ-OUT
LTE
5
12
CRX
RAIS
6
11
-HDB3 IN
CKR
10
7
AIS
V
ERR
8
9
SS
PKG. NO.

CD22103AD Summary of contents

  • Page 1

    ... Code Error Detection is Performed in Independent Coder and Decoder Sections • All Transmitter and Receiver Inputs/Outputs are TTL Compatible • Internal Loop Test Capability • Pin and Functionally Compatible with Type MJ1471 Ordering Information PART NUMBER CD22103AD CD22103AE Pinout +HDB3 OUT -HDB3 OUT CKR RECEIVER NRZ-OUT DECODER ...

  • Page 2

    Absolute Maximum Ratings Supply Voltage ( (Voltages referenced to V Terminal -0 Supply Voltage Range For T = Full Package Temperature Range ...

  • Page 3

    Electrical Specifications 15pF (Continued) L PARAMETER CRX to CKR (CRX = 8.448MHz) Pretrigger Delay DYNAMIC OUTPUT Transmitter Coder, CTX to HDB3 OUT: Data Propagation Delay Time Handling Delay Time HDB3 OUT Output Pulse Width ...

  • Page 4

    The received 4 data bits previous to reception of the violation pulse have not been the sequence BX00 (where X = don't care). The error signal (ERR) remains low. NOTES: 1. The data sequences B000V and BB00V are valid HDB3 ...

  • Page 5

    HDB3 RECEIVED SIGNAL +HDB3 IN EXTERNALLY SPLIT -HDB3 IN CKR EXTERNALLY CRX GENERATED HANDLING DELAY NRZ - OUT FIGURE 2. RECEIVER DECODER OPERATION TIMING WAVEFORMS - HDB3 TO NRZ DECODING t RCL 90% 10% CTX t S NRZ - IN ...

  • Page 6

    CRX NRZ - OUT DATA RAIS AIS FIGURE 6. RECEIVER ALARM-INHIBIT-SIGNALS TIMING WAVEFORMS CRX +HDB3 IN -HDB3 IN ERR FIGURE 7. RECEIVER ERROR-SIGNALS TIMING WAVEFORMS Definition of HDB3 Code Used in CD22103A HDB3 Transcoder (As Per CCITRT G703 Annex Recommendations) ...

  • Page 7

    ... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...