AT91SAM7SE32 ATMEL Corporation, AT91SAM7SE32 Datasheet - Page 40

no-image

AT91SAM7SE32

Manufacturer Part Number
AT91SAM7SE32
Description
(AT91SAM7SExxx) Flash microcontroller
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7SE32-AU
Manufacturer:
ATMEL
Quantity:
624
Part Number:
AT91SAM7SE32-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7SE32-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7SE32-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7SE32-CU
Manufacturer:
ATMEL
Quantity:
84
Part Number:
AT91SAM7SE32-CU-999
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7SE32-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7SE32B-AU
Manufacturer:
TTE
Quantity:
600
Part Number:
AT91SAM7SE32B-AU
Manufacturer:
Atmel
Quantity:
10 000
www.DataSheet4U.com
DataSheet
10.8
10.9
10.10 Serial Synchronous Controller
40
4
U
.com
Two Wire Interface
USART
AT91SAM7SE512/256/32 [Advance Information Summary]
• Master, Multi-Master and Slave Mode Operation
• Compatibility with standard two-wire serial memories
• One, two or three bytes for slave address
• Sequential read/write operations
• Bit Rate: Up to 400 Kbit/s
• General Call Supported in Slave Mode
• Programmable Baud Rate Generator
• 5- to 9-bit full-duplex synchronous or asynchronous serial communications
• RS485 with driver control signal
• ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
• IrDA
• Test Modes
• Provides serial synchronous communication links used in audio and telecom applications
• Contains an independent receiver and transmitter and a common clock divider
– 8- to 16-bit programmable data length per chip select
– Programmable phase and polarity per chip select
– Programmable transfer delays per chip select, between consecutive transfers and
– Programmable delay between consecutive transfers
– Selectable mode fault detection
– Maximum frequency at up to Master Clock
– 1, 1.5 or 2 stop bits in Asynchronous Mode
– 1 or 2 stop bits in Synchronous Mode
– Parity generation and error detection
– Framing error detection, overrun error detection
– MSB or LSB first
– Optional break generation and detection
– By 8 or by 16 over-sampling receiver frequency
– Hardware handshaking RTS - CTS
– Modem Signals Management DTR-DSR-DCD-RI on USART1
– Receiver time-out and transmitter timeguard
– Multi-drop Mode with address generation and detection
– NACK handling, error counter with repetition and iteration limit
– Communication at up to 115.2 Kbps
– Remote Loopback, Local Loopback, Automatic Echo
between clock and data
®
modulation and demodulation
6222AS–ATARM–23-Oct-06

Related parts for AT91SAM7SE32