ISL6524 Intersil Corporation, ISL6524 Datasheet
ISL6524
Available stocks
Related parts for ISL6524
ISL6524 Summary of contents
Page 1
... TM Data Sheet VRM8.5 PWM and Triple Linear Power System Controller The ISL6524 provides the power control and protection for four output voltages in high-performance microprocessor and computer applications. The IC integrates one PWM controller and three linear controllers, as well as the monitoring and protection functions into a 28-pin SOIC package ...
Page 2
Block Diagram VSEN3 1.5V or 1.26V VAUX EA3 - DRIVE3 + x0.75 x0.75 + DRIVE4 - EA4 + 1.8V or 1.26V VSEN4 - FIX INHIBIT DRIVE2 VSEN2 - + EA2 UV2 - + x0.90 + SET 1. > ...
Page 3
... LINEAR LINEAR CONTROLLER CONTROLLER FIGURE 2. SIMPLIFIED POWER SYSTEM DIAGRAM VCC OCSET PGOOD DRIVE2 UGATE FAULT/RT PHASE FIX LGATE VSEN2 PGND VSEN1 VTTPG FB ISL6524 VAUX COMP DRIVE3 VSEN3 VID3 VID2 VID1 VID0 DRIVE4 VID25 VSEN4 SS13 SS24 GND C SS24 FIGURE 3. TYPICAL APPLICATION Q1 ...
Page 4
... VSEN3 Regulation Voltage VSEN4 Regulation Voltage VSEN3, 4 Undervoltage Level VSEN3, 4 Undervoltage Hysteresis Output Drive Current SYNCHRONOUS PWM CONTROLLER ERROR AMPLIFIER DC Gain 4 ISL6524 Thermal Information Thermal Resistance (Typical, Note 1) SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . + 0.3V Maximum Junction Temperature (Plastic Package 150 CC Maximum Storage Temperature Range . . . . . . . . . . -65 Maximum Lead Temperature (Soldering 10s 300 ...
Page 5
... Typical Performance Curves 1000 R PULLUP T TO +12V 100 10 R PULLDOWN 100 SWITCHING FREQUENCY (kHz) FIGURE 4. R RESISTANCE vs FREQUENCY T 5 ISL6524 SYMBOL TEST CONDITIONS GBWP Note 2 SR COMP = 10pF, Note 2 I VCC = 12V UGATE UGATE UGATE GATE-PHASE I VCC = 12V, V ...
Page 6
... The level of DACOUT sets the microprocessor core converter output voltage (V well as the corresponding PGOOD and OVP thresholds. Each VID pin is connected to the VAUX pin through a 5kW pull-up resistor. 6 ISL6524 OCSET (Pin 23) Connect a resistor (R upper MOSFET and the upper MOSFET’s on-resistance (r ...
Page 7
... VCC. Description Operation The ISL6524 monitors and precisely controls 4 output voltage levels (Refer to Figures designed for microprocessor computer applications with 3.3V, 5V, and 12V bias input from an ATX power supply. The IC has one PWM and three linear controllers ...
Page 8
... C pins are fully charged to above 4.0V (UP SS signals). An undervoltage on either linear output (VSEN2, 8 ISL6524 VSEN3, or VSEN4) is ignored until the respective UP signal goes high. This allows V without fault at start-up. Following an overcurrent event (OC1, UV2, or UV3 event), bringing the SS24 pin below 0.8V resets the overcurrent latch and generates a soft-started ramp-up of the outputs 1, 2, and 3 ...
Page 9
... OCSET OCSET I = --------------------------------------------------- - PEAK ISL6524 is, again, The OC trip point varies with MOSFET’s r SS13 temperature variations. To avoid overcurrent tripping in the normal operating load range, determine the ROCSET resistor value from the equation above with: 1. The maximum r 2. The minimum I 3. Determine I where DI is the output inductor ripple current ...
Page 10
... There are two sets of critical components in a DC-DC 0 1.650 converter using an ISL6524 controller. The switching power 1 1.675 components are the most critical because they switch large 0 1.700 amounts of energy, and as such, they tend to generate 1 1 ...
Page 11
... Q5 Modulator Break Frequency Equations The compensation network consists of the error amplifier (internal to the ISL6524) and the impedance networks The goal of the compensation network is to provide a FB closed loop transfer function with high 0dB crossing frequency (f ) and adequate phase margin. Phase margin is the ...
Page 12
... Given a sufficiently fast control loop design, the ISL6524 will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time interval required to slew the inductor current from an initial current value to the post-transient current level ...
Page 13
... FALL MOSFET’s body diode or the output capacitances associated with either MOSFET. The gate charge losses are dissipated by the controller IC (ISL6524) and do not contribute to the MOSFETs’ heat rise. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal resistance specifications ...
Page 14
... Linear Controllers Transistor Selection The ISL6524 linear controllers are compatible with both NPN bipolar as well as N-channel MOSFET transistors. The main criteria for selection of pass transistors for the linear regulators is package selection for efficient removal of heat. ...
Page 15
... ISL6524 DC-DC Converter Application Circuit Figure 14 shows an application circuit of a power supply for a microprocessor computer system. The power supply provides the microprocessor core voltage (V bus voltage (V ), the AGP bus voltage (V OUT2 memory controller hub voltage (V OUT4 +5V +12V +3.3V GND GND GND Q3 HUF76107 V (VTT) OUT2 +1 ...
Page 16
... Irvine Center Drive 2401 Palm Bay Rd. Suite 100 Palm Bay, FL 32905 Irvine, CA 92618 TEL: (321) 724-7000 TEL: (949) 341-7000 FAX: (321) 724-7946 FAX: (949) 341-7123 16 ISL6524 M28.3 (JEDEC MS-013-AE ISSUE C) 28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE SYMBOL A A1 ...