74F175SJ Fairchild Semiconductor, 74F175SJ Datasheet - Page 2

• Manufacturer Part Number: 74F175SJ
• Description: IC FLIP FLOP QUAD D HS 16SOP
• Manufacturer: Fairchild Semiconductor
• Series: 74Fr
• Type: D-Type Busr

Specifications of 74F175SJ

• Function: Master Reset
• Output Type: Differential
• Number Of Elements: 1
• Number Of Bits Per Element: 4
• Frequency - Clock: 140MHz
• Delay Time - Propagation: 5ns
• Trigger Type: Positive Edge
• Current - Output High, Low: 1mA, 20mA
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (5.3mm Width), 16-SO, 16-SOEIIJ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.fairchildsemi.com
Unit Loading/Fan Out
Functional Description
The 74F175 consists of four edge-triggered D-type flip-
flops with individual D inputs and Q and Q outputs. The
Clock and Master Reset are common. The four flip-flops
will store the state of their individual D inputs on the
LOW-to-HIGH clock (CP) transition, causing individual Q
and Q outputs to follow. A LOW input on the Master Reset
(MR) will force all Q outputs LOW and Q outputs HIGH
independent of Clock or Data inputs. The 74F175 is useful
for general logic applications where a common Master
Reset and Clock are acceptable.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
D
CP
MR
Q
Q
Pin Names
0
0
0
–D
–Q
–Q
3
3
3
Data Inputs
Clock Pulse Input (Active Rising Edge)
Master Reset Input (Active LOW)
True Outputs
Complement Outputs
Description
2
Truth Table
H
L

X
LOW Voltage Level
HIGH Voltage Level
Immaterial
LOW-to-HIGH Clock Transition
MR
H
H
L
HIGH/LOW
50/33.3
50/33.3
1.0/1.0
1.0/1.0
1.0/1.0
U.L.
Inputs
CP


X
Output I
20 A/ 0.6 mA
20 A/ 0.6 mA
20 A/ 0.6 mA
D
X
H
L
Input I
1 mA/20 mA
1 mA/20 mA
n
IH
OH
/I
/I
IL
Q
OL
H
L
L
n
Outputs
Q
H
H
L
n