m41t93 STMicroelectronics, m41t93 Datasheet - Page 16

• Manufacturer Part Number: m41t93
• Description: Serial Spi Bus Rtc With Battery Switchover
• Manufacturer: STMicroelectronics

3
Note:
Note:
3.1
16/51
Clock operation
The M41T93 is driven by a quartz-controlled oscillator with a nominal frequency of
32.768kHz. The accuracy of the Real-Time Clock depends on the frequency of the quartz
crystal that is used as the time-base for the RTC.
The 8-byte clock register (see
the date and time from the clock, in binary coded decimal format. Tenths/Hundredths of
Seconds, Seconds, Minutes, and Hours are contained within the first four registers.
Bit D7 of Register 01h contains the STOP Bit (ST). Setting this bit to a '1' will cause the
oscillator to stop. When reset to a '0' the oscillator restarts within one second (typical).
Upon initial power-up, the user should set the ST Bit to a '1,' then immediately reset the ST
Bit to '0.' This provides an additional “kick-start” to the oscillator circuit.
Bits D6 and D7 of Clock Register 03h (Century/ Hours Register) contain the CENTURY Bit 0
(CB0) and CENTURY Bit 1 (CB1). Bits D0 through D2 of Register 04h contain the Day (day
of week). Registers 05h, 06h, and 07h contain the Date (day of month), Month, and Years.
The ninth clock register is the Digital Calibration Register, while the Analog Calibration
Register is found at address 12h (these are both described in the Clock Calibration section).
Bit D7 of Register 09h (Watchdog Register) contains the Oscillator Fail Interrupt Enable Bit
(OFIE). When the user sets this bit to '1,' any condition which sets the Oscillator Fail Bit (OF)
(see
A WRITE to ANY location within the first eight bytes of the clock register (00h-07h),
including the ST Bit and CB0-CB1 Bits will result in an update of the system clock and a
reset of the divider chain. This could result in an inadvertent change of the current time.
These non-clock related bits should be written prior to setting the clock, and remain
unchanged until such time as a new clock time is also written.
The eight Clock Registers may be read one byte at a time, or in a sequential block. Provision
has been made to assure that a clock update does not occur while any of the eight clock
addresses are being read. If a clock address is being read, an update of the clock registers
will be halted. This will prevent a transition of data during the READ.
Power-down time-stamp
When a power failure occurs, the Halt Update Bit (HT) will automatically be set to a “1”. This
will prevent the clock from updating the Clock/Control registers, and will allow the user to
read the exact time of the power-down event. Resetting the HT Bit to a “0” will allow the
clock to update the Clock/Registers with the current time. For more information, see
Application note AN1572.
Oscillator fail detection on page
Table 3 on page
34) will also generate an interrupt output.
18) is used to both set the clock and to read