mpc8241tzq266c Freescale Semiconductor, Inc, mpc8241tzq266c Datasheet - Page 3

• Manufacturer Part Number: mpc8241tzq266c
• Description: Mpc8241 Integrated Processor Hardware Specifications
• Manufacturer: Freescale Semiconductor, Inc

The peripheral logic integrates a PCI bridge, dual universal asynchronous receiver/transmitter (DUART),
memory controller, DMA controller, PIC interrupt controller, a message unit (and I
I
support, memory management, 16-Kbyte instruction cache, 16-Kbyte data cache, and power management
features. The integration reduces the overall packaging requirements and the number of discrete devices
required for an embedded system.
An internal peripheral logic bus interfaces the processor core to the peripheral logic. The core can operate
at a variety of frequencies, allowing the designer to trade performance for power consumption. The
processor core is clocked from a separate PLL that is referenced to the peripheral logic PLL, allowing the
microprocessor and the peripheral logic block to operate at different frequencies while maintaining a
synchronous bus interface. The interface uses a 64- or 32-bit data bus (depending on memory data bus
width) and a 32-bit address bus along with control signals that enable the interface between the processor
and peripheral logic to be optimized for performance. PCI accesses to the MPC8241 memory space are
passed to the processor bus for snooping when snoop mode is enabled.
The general-purpose processor core and peripheral logic serve a variety of embedded applications. The
MPC8241 can be used as either a PCI host or PCI agent controller.
2
Major features of the MPC8241 are as follows:
Freescale Semiconductor
2
C controller. The processor core is a full-featured, high-performance processor with floating-point
•
•
Features
Processor core
— High-performance, superscalar processor core
— Integer unit (IU), floating-point unit (FPU) (software enabled or disabled), load/store unit
— 16-Kbyte instruction cache
— 16-Kbyte data cache
— Lockable L1 caches—entire cache or on a per-way basis up to three of four ways
— Dynamic power management—supports 60x nap, doze, and sleep modes
Peripheral logic
— Peripheral logic bus
— Memory interface
(LSU), system register unit (SRU), and a branch processing unit (BPU)
– Various operating frequencies and bus divider ratios
– 32-bit address bus, 64-bit data bus
– Full memory coherency
– Decoupled address and data buses for pipelining of peripheral logic bus accesses
– Store gathering on peripheral logic bus-to-PCI writes
– Up to 2 Gbytes of SDRAM memory
– High-bandwidth data bus (32- or 64-bit) to SDRAM
– Programmable timing for SDRAM
– One to 8 banks of 16-, 64-, 128-, 256-, or 512-Mbit memory devices
MPC8241 Integrated Processor Hardware Specifications, Rev. 10
2
O interface), and an
Features
3