p80cl580 NXP Semiconductors, p80cl580 Datasheet - Page 24

no-image

p80cl580

Manufacturer Part Number
p80cl580
Description
Low Voltage 8-bit Microcontrollers With Uart, I2c-bus And Adc
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
p80cl580HFT
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
13.1
Table 9 ADC Control Register (address C4H)
Table 10 Description of ADCON bits
Table 11 Analog-to-digital operation
1997 Mar 14
ADCI ADCS
Low voltage 8-bit microcontrollers with
UART, I
0
0
1
1
BIT
7
7
6
5
4
3
2
1
0
ADC Control Register (ADCON)
0
1
0
1
2
C-bus and ADC
ADC not busy; a conversion can be
started.
ADC busy; start of a new conversion is
blocked.
Conversion completed; start of a new
conversion is blocked.
Intermediate status for a maximum of
one machine cycle before conversion is
completed (ADCI = 1, ADCS = 0).
SYMBOL
AADR1
AADR0
CKDIV
ADPD
ADPD
ADEX
ADCS
ADCI
6
OPERATION
Reserved.
Power-down. This bit switches off the resistor reference to save power even when the
CPU is operating.
Enable external start of conversion. This bit determines whether a conversion can be
started using the external pin STADC. When ADEX = 0, a conversion cannot be started
externally using STADC. When ADEX = 1, a conversion can be started externally using
STADC.
ADC interrupt flag. This flag is set when an ADC conversion result is ready to be read.
An interrupt is invoked if this is enabled. This flag must be cleared by software (it cannot
be set by software); see Table 11.
ADC start and status flag. When this bit is set an ADC conversion is started. ADCS
may be set by software or by the external signal STADC. The ADC logic ensures that
this signal is HIGH while the ADC is busy. On completion of the conversion ADCS is
reset and after that the interrupt flag ADCI is set. ADCS cannot be reset by software;
see Table 11.
This bit selects the conversion time, in terms of instruction cycles. This allows the CPU
to be run at the maximum frequency (12 MHz) yet keeping the ADC timing at low
frequency. When CKDIV = 0, the conversion time is equivalent to 24 instruction cycles.
When CKDIV = 1, the conversion time is equivalent to 48 instruction cycles.
The conversion time includes a sampling time of 6 cycles.
Analog input select. These bits are used to select one of the four analog inputs; see
Table 12. They only can be changed when ADCI and ADCS are both LOW.
ADEX
5
ADCI
4
24
Table 12 Selection of analog input channel
AADR1 AADR0
ADCS
0
0
1
1
3
DESCRIPTION
0
1
0
1
CKDIV
2
P80CL580; P83CL580
SELECTED CHANNEL
AADR1
1
AD0
AD1
AD2
AD3
Product specification
AADR0
0

Related parts for p80cl580