xr16m670 Exar Corporation, xr16m670 Datasheet - Page 3

no-image

xr16m670

Manufacturer Part Number
xr16m670
Description
1.62v To 3.63v High Performance Uart With 32-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16m670IB25-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m670IB25TR-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16m670IL32-F
Manufacturer:
EXAR
Quantity:
200
Part Number:
xr16m670IL32-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
REV. 1.0.0
PIN DESCRIPTIONS
Pin Description
DATA BUS INTERFACE
MODEM OR SERIAL I/O INTERFACE
IOW#
RTS#
CTS#
DTR#
N
IOR#
CS#
INT
D7
D6
D5
D4
D3
D2
D1
D0
TX
RX
A2
A1
A0
AME
24-QFN
P
12
13
14
24
23
22
21
20
15
16
18
11
IN
3
2
1
9
6
5
4
-
#
32-QFN
P
17
18
19
32
31
30
29
14
12
20
21
24
22
IN
5
4
3
1
8
7
6
#
25-BGA
P
C3
C2
D1
D2
C1
C5
D4
D3
A5
A4
B4
E3
E1
E2
B5
A3
E4
B3
A1
B2
IN
#
1.62V TO 3.63V HIGH PERFORMANCE UART WITH 32-BYTE FIFO
T
(OD)
I/O
YPE
O
O
O
O
I
I
I
I
I
I
Address lines [2:0]. These 3 address lines select the internal regis-
ters in UART during a data bus transaction.
Data bus lines [7:0] (bidirectional).
This input is read strobe (active low). The falling edge instigates an
internal read cycle and retrieves the data byte from an internal reg-
ister pointed by the address lines [A2:A0], puts the data byte on the
data bus to allow the host processor to read it on the rising edge.
This input is write strobe (active low). The falling edge instigates the
internal write cycle and the rising edge transfers the data byte on
the data bus to an internal register pointed by the address lines.
This input is chip select (active low) to enable the device.
This output is the active high device interrupt output. The output
state is defined by the user through the software setting of MCR[3].
INT is set to the active mode when MCR[3] is set to a logic 1. INT is
set to the three state mode when MCR[3] is set to a logic 0. See
MCR[3].
UART Transmit Data or infrared encoder data. Standard transmit
and receive interface is enabled when MCR[6] = 0. In this mode,
the TX signal will be a logic 1 during reset or idle (no data). Infrared
IrDA transmit and receive interface is enabled when MCR[6] = 1. In
the Infrared mode, the inactive state (no data) for the Infrared
encoder/decoder interface is a logic 0. If it is not used, leave it
unconnected.
UART Receive Data or infrared receive data. Normal receive data
input must idle at logic 1 condition. The infrared receiver idles at
logic 0. This input should be connected to VCC when not used.
UART Request-to-Send (active low) or general purpose output.
This output must be asserted prior to using auto RTS flow control,
see EFR[6], MCR[1] and IER[6].
UART Clear-to-Send (active low) or general purpose input. It can
be used for auto CTS flow control, see EFR[7], MSR[4] and IER[7].
This input should be connected to VCC when not used.
UART Data-Terminal-Ready (active low) or general purpose output.
3
D
ESCRIPTION
XR16M670

Related parts for xr16m670