ox16c954 ETC-unknow, ox16c954 Datasheet - Page 28

• Manufacturer Part Number: ox16c954
• Description: High Performance Quad Uart With 128-byte Fifos Intel / Motorola Bus Interface
• Manufacturer: ETC-unknow

Level 4:
Modem change interrupt (ISR[5:0]=’000000’):
This interrupt is set by a modem change flag (MSR[0],
MSR[1], MSR[2] or MSR[3]) becoming active due to
changes in the input modem lines. This interrupt is cleared
following a read of the MSR.
Level 5:
Receiver in-band flow control (XOFF) detect interrupt,
Receiver special character (XOFF2) detect interrupt,
Receiver special character 1, 2, 3 or 4 interrupt or
9
A level 5 interrupt can only occur in Enhanced-mode when
any of the following conditions are met:
It is cleared on an ISR read of a level 5 interrupt.
Level 6:
CTS or RTS changed interrupt (ISR[5:0]=’100000’):
This interrupt is set whenever any of the CTS# or RTS#
pins changes state from low to high. It is cleared on an ISR
read of a level 6 interrupt.
11 M
11.1 Modem Control Register ‘MCR’
MCR[0]: DTR
logic 0
logic 1
Note that DTR# can be used for automatic out-of-band flow
control when enabled using ACR[4:3] (see section 15.3).
MCR[1]: RTS
logic 0
logic 1
Note that RTS# can be used for automatic out-of-band flow
control when enabled using EFR[6] (see section 13.4).
MCR[2]: OUT1
Writing this bit will have no affect on operation. Reading
this bit will return the last value written. This bit is only used
for test purposes in local loop-back mode (MCR[4] = ‘1’).
Data Sheet Revision 1.0
th
OXFORD SEMICONDUCTOR LTD.
Bit set interrupt in 9-bit mode (ISR[5:0]=’010000’):
A valid XOFF character is received while in-band flow
control is enabled.
A received character matches XOFF2 while special
character detection is enabled, i.e. EFR[5]=1.
A received character matches special character 1, 2, 3
or 4 in 9-bit mode (see section 15.9).
ODEM
Force DTR# output to inactive (high).
Force DTR# output to active (low).
Force RTS# output to inactive (high).
Force RTS# output to active (low).
I
NTERFACE
10.4 Sleep Mode
For a channel to go into sleep mode, all of the following
conditions must be met:
A read of IER[4] (or IER[5] if a 1 was written to that bit
instead) shows whether the power-down request was
successful. The UART will fully retain its programmed state
whilst in power-down mode.
The channel will automatically exit power-down mode when
any of the conditions 1 to 7 becomes false. It may be
woken manually by clearing IER[4] (or IER[5] if
alternate sleep mode is enabled).
Sleep mode operation is not available in IrDA mode.
MCR[3]: OUT2 / External interrupt enable
logic 0
logic 1
Used for test in local loop-back mode(MCR[4] = ‘1’)
Note: In Intel mode, the INTSEL# pin must also be low. When
MCR[4]: Loopback mode
logic 0
logic 1
In local loop-back mode, the transmitter output (SOUT) and
the two modem outputs (DTR#, RTS#) are set in-active
(high), and the receiver inputs SIN, CTS#, DSR#, DCD#,
and RI# are all disabled. Internally the transmitter output is
connected to the receiver input and DTR#, RTS#, OUT1#
and OUT2# are connected to modem status inputs DSR#,
CTS#, RI# and DCD# respectively.
Sleep mode enabled (IER[4]=1 in 650/950 modes, or
IER[5]=1 in 750 mode):
The transmitter is idle, i.e. the transmitter shift register
and FIFO are both empty.
SIN is high.
The receiver is idle.
The receiver FIFO is empty (LSR[0]=0).
The UART is not in loopback mode (MCR[4]=0).
Changes on modem input lines have been
acknowledged (i.e. MSR[3:0]=0000).
No interrupts are pending.
INTSEL# is high, interrupts are permanently enabled in this
mode.
Normal operating mode.
Enable local loop-back mode (diagnostics).
The interrupt pin is in high-impedance state
and will never be asserted
The interrupt pin is enabled and will be
asserted when interrupts occur.
OX16C954 rev B
Page 28
the